Senior Chip Design Engineer

World's most comprehensive and broadly adopted cloud platform, pioneering cloud computing and continuous innovation.
Embedded
Senior Software Engineer
In-Person
5,000+ Employees
7+ years of experience
AI · Enterprise SaaS · Cloud

Description For Senior Chip Design Engineer

AWS Utility Computing (UC) is at the forefront of cloud infrastructure innovation, developing crucial services like S3 and EC2. This role is within Annapurna Labs, an AWS subsidiary focused on developing revolutionary semiconductor platforms. As a Senior Chip Design Engineer, you'll work on the PCIe/IO sub-system across all product lines including Graviton, Nitro, and Trainium. The position offers an opportunity to impact cloud computing at scale, working with cutting-edge chip development technologies.

The role involves working with a dynamic team responsible for defining product features and their architecture development. You'll collaborate across multiple disciplines, from product definition to silicon validation, contributing to the full cycle of chip development. Your designs will be integrated into all Annapurna's products as the IO connectivity solution for various workloads including network, storage, memory expansion, and ML systems scale-up.

Annapurna Labs, acquired by AWS in 2015, has become a crucial component of AWS's success, developing custom chips, accelerators, and software stacks that power cloud infrastructure. The team environment promotes innovation, learning, and inclusive culture, with opportunities for mentorship and career growth. AWS values diverse experiences and work-life harmony, offering flexible work arrangements and a supportive workplace culture.

This position requires strong technical expertise in chip design, excellent communication skills, and the ability to work collaboratively in a fast-paced environment. You'll be part of a team that's shaping the future of cloud computing through silicon innovation, working on products that power hundreds of thousands of businesses worldwide.

Last updated a day ago

Responsibilities For Senior Chip Design Engineer

  • Ownership of an SoC domain throughout the entire life cycle, from micro-architecture to tape-out sign-off
  • High-level system view, including full-chip level debug and performance validation
  • System-Verilog coding
  • Supporting pre/post silicon Verification activities
  • Ensuring that the final chip meets quality and reliability standards
  • Collaborating with cross-functional teams
  • Integration of IPs

Requirements For Senior Chip Design Engineer

  • B.Sc. in Computer Engineering/Electrical Engineering/Computer Science
  • 7+ years of experience in chip design
  • Knowledge in Verilog/System Verilog
  • Excellent communication and mentoring skills

Benefits For Senior Chip Design Engineer

  • Flexible work hours
  • Mentorship and career growth opportunities
  • Inclusive team culture
  • Work-life harmony
  • Employee-led affinity groups
  • Continuous learning and development

Interested in this job?

Jobs Related To Amazon Senior Chip Design Engineer

Sr. HW Systems Engineer, Project Kuiper

Senior Hardware Systems Engineer role at Amazon's Project Kuiper, developing satellite communication systems with competitive compensation and benefits.

Sr. Software Dev Engineer, Antenna System Validation, Kuiper

Senior Software Engineer role at Amazon's Project Kuiper focusing on antenna system validation and embedded systems development.

Senior Physical Design Engineer

Senior Physical Design Engineer role at Amazon Lab126, focusing on SoC integration for ML accelerators and edge devices, requiring expertise in FINFET technologies and physical design implementation.

Chip Design Engineer

Senior Chip Design Engineer position at AWS's Annapurna Labs, focusing on semiconductor platform development and IO sub-systems across multiple product lines.

Senior SoC Power Analysis and Optimization Engineer

Senior SoC Power Analysis and Optimization Engineer position at AWS, focusing on semiconductor platform development and power optimization for cloud computing infrastructure.