Taro Logo

Physical Design Engineer, Annapurna Labs

Annapurna Labs, an organization within AWS Utility Computing, designs silicon and software that accelerates innovation for cloud solutions.
$129,800 - $212,800
Backend
Senior Software Engineer
In-Person
4+ years of experience
AI · Enterprise SaaS
This job posting may no longer be active. You may be interested in these related jobs instead:

Description For Physical Design Engineer, Annapurna Labs

AWS Utility Computing (UC) provides product innovations that set AWS's services apart in the industry. As a Physical Design Engineer at Annapurna Labs, you'll work on custom SoCs for AWS Machine Learning servers, including AWS Inferentia and Trainium Systems. You'll be responsible for ASIC physical design, working with RTL/logic designers to drive architectural feasibility studies, explore power-performance-area tradeoffs, and implement physical designs through various stages including synthesis, floor planning, place and route, and sign-off. The role requires expertise in ASIC physical design processes, CAD tools, and scripting. You'll be part of a team that values knowledge-sharing, mentorship, and career growth, working on cutting-edge cloud computing and AI technologies. The position offers work-life harmony and the opportunity to contribute to innovative solutions that help customers change the world.

Last updated 9 months ago

Responsibilities For Physical Design Engineer, Annapurna Labs

  • Drive architectural feasibility studies and explore power-performance-area tradeoffs for physical design closure
  • Implement IO/Core block physical design through various stages (synthesis, floor planning, place and route, etc.)
  • Develop physical design methodologies
  • Evaluate 3rd party IP and provide recommendations
  • Collaborate with RTL/Arch teams and other physical design engineers

Requirements For Physical Design Engineer, Annapurna Labs

Python
Linux
  • BS + 4 years or MS + 3 years in EE/CS
  • 4+ years of experience in ASIC Physical Design from RTL-to-GDSII in 7nm, 14/16nm, 20nm, or 28nm
  • Experience with EDA tools for block design
  • Deep understanding of sign-off activities (timing, ir/em, physical verification)
  • Scripting experience with Tcl, Perl or Python

Interested in this job?