As an ASIC Design Engineer in the Pixel IP DMA team at Apple, you will be at the center of the Pixel IP design effort to accelerate machine learning applications. You'll work closely with architecture, design, and verification teams to build commitment and low power DMA engines. Your responsibilities include:
You'll apply your knowledge of flow control, arbitration, cache design, compression, pipelining, sequencers, and other techniques to coordinate moving large amounts of data between the memory subsystem and the Apple Neural Engine Core (ANE).
This role is part of Apple's Hardware Technologies group, where you'll help design next-generation, high-performance, power-efficient system-on-chips (SoCs). You'll be responsible for crafting and building the technology that fuels Apple's devices, ensuring they can seamlessly and efficiently handle tasks that make them beloved by millions.
Join Apple and make a critical impact in getting functional products to millions of customers quickly. This highly transparent role offers the opportunity to work on cutting-edge technology and contribute to products used worldwide.