Design Verification Engineer

Apple creates products that enrich people's lives, focusing on innovative technology solutions and consumer electronics.
Embedded
Mid-Level Software Engineer
In-Person
["5,000+"] Employees
3+ years of experience
Consumer

Description For Design Verification Engineer

At Apple, we're seeking a dedicated Design Verification Engineer to join our Hardware team in crafting products that impact millions of customers worldwide. This role focuses on digital design verification, working on cutting-edge SoC and IP designs. You'll be responsible for all phases of pre-silicon verification, from methodology establishment to final tape-out sign-off.

As a DV engineer, you'll work with state-of-the-art verification tools and methodologies, developing comprehensive test plans and verification environments. You'll have the opportunity to work on complex technical challenges, ensuring the quality and functionality of Apple's innovative hardware designs. The role combines technical expertise in SystemVerilog and UVM with practical verification experience.

The position offers the chance to work with industry-leading professionals in hardware design and verification, contributing to products that define the future of technology. You'll be part of a team that values innovation, quality, and attention to detail. This is an excellent opportunity for someone passionate about hardware verification who wants to make a significant impact in a company known for its groundbreaking products.

Working at Apple means being part of a company that's committed to excellence in everything we do. You'll have access to cutting-edge tools and technologies, working in an environment that encourages creativity and innovation. The role offers the chance to work on challenging projects that push the boundaries of what's possible in hardware design and verification.

Join us in creating the next generation of Apple products that will delight and inspire millions of users worldwide. Your work will directly contribute to the quality and reliability of Apple's hardware ecosystem, making a real difference in how people interact with technology every day.

Last updated 2 months ago

Responsibilities For Design Verification Engineer

  • Ensure bug-free first silicon for part of the SoC / IP
  • Develop detailed test and coverage plans based on micro-architecture
  • Develop verification methodology and ensure scalable and portable environment
  • Develop verification environment including stimulus, checkers, assertions, trackers, coverage
  • Implement verification plans including design bring-up and regression testing
  • Debug test failures and track/report DV progress

Requirements For Design Verification Engineer

Python
  • BS degree in technical subject area with minimum 3 years of proven experience or equivalent
  • Working knowledge of OOP, SystemVerilog and UVM
  • Working knowledge in developing scalable and portable test-benches
  • Experience with verification methodologies and tools
  • Knowledge of scripting languages such as Python, Perl, TCL

Interested in this job?

Jobs Related To Apple Design Verification Engineer

Design Verification Engineer

Design Verification Engineer position at Apple, focusing on pre-silicon verification and test-plan development for hardware solutions.

Design Verification Engineer

Design Verification Engineer position at Apple focusing on pre-silicon verification and SoC/IP design validation with competitive compensation and benefits.

Wireless Research Scientist

Join Apple as a Wireless Research Scientist to develop RF/wireless technologies for innovative consumer products, combining technical expertise with user experience design.

ISP Driver Engineer

Apple is seeking an ISP Driver Engineer to develop camera software and firmware for their innovative product line, offering competitive compensation and comprehensive benefits.

Display Hardware Power Integrity Engineer

Power Integrity Engineer role at Apple, focusing on next-gen display technologies, requiring 3+ years experience in power integrity simulation and analysis.