Join Apple's Digital Design Engineering group and be at the forefront of crafting revolutionary solutions for state-of-the-art ASICs. As a Power UPF Methodology Engineer, you'll be central to our SOC design effort, working on transistor level power ERC sign-off and power intent-UPF implementation & verification for mobile SOCs. You'll collaborate with cross-functional teams to bring innovative products to millions of customers.
The role offers an exciting opportunity to work with cutting-edge technology in hardware design, focusing on power optimization and verification. You'll be responsible for developing and supporting transistor level power ERC sign-off for digital and mixed signal designs, driving full-chip level sign-off, and expanding power sign-off methodology for next-generation mobile products.
You'll be part of a dynamic team that values innovation and technical excellence, working in an environment that encourages collaboration and creative problem-solving. This position combines technical depth in power design methodology with the opportunity to impact Apple's future products. The role requires strong technical skills in ASIC design, power analysis, and verification, along with excellent communication abilities to work effectively across teams.
This is an ideal opportunity for someone passionate about hardware design who wants to make a significant impact on next-generation mobile technologies. You'll have the chance to work with state-of-the-art tools and methodologies while contributing to products that millions of people use daily. The role offers growth opportunities and the chance to work with some of the industry's best engineers in a company known for innovation and excellence.