RTL Design Engineer

A technology company that crafts products that enrich people's lives
Embedded
Staff Software Engineer
In-Person
5,000+ Employees
10+ years of experience
AI · Hardware

Description For RTL Design Engineer

At Apple, we work every single day to craft products that enrich people's lives. As an RTL Design Engineer, you'll join a dynamic group working on challenges that no one has solved yet. This role offers the rare opportunity to craft upcoming products that will impact millions of Apple's customers daily.

You'll be responsible for specifying and micro-architecting digital blocks in advanced mixed-signal circuits, along with RTL coding. The position involves deep engagement with design verification, including writing assertions, debugging code, and collaborating with the verification team. You'll also participate in laboratory bring-up activities, writing test scripts, and analyzing data.

The ideal candidate brings extensive experience in mixed-signal concepts, RTL design fundamentals, and proficiency in Verilog and System-Verilog. Knowledge of front-end tools, synthesis, static timing, and DFT is valuable. Strong skills in scripting languages like Perl and Python, along with algorithm development expertise, will be essential for success.

This role offers the opportunity to work with cutting-edge technology at one of the world's most innovative companies. You'll be part of a team that values technical excellence, innovation, and collaboration. The position is based in Beaverton, Oregon, where you'll work alongside talented engineers developing next-generation hardware solutions.

Join Apple's hardware team and be part of creating technology that defines the future. Your work will directly impact products used by millions of people worldwide, making this an exceptional opportunity for an experienced RTL Design Engineer looking to make a significant impact in the industry.

Last updated a month ago

Responsibilities For RTL Design Engineer

  • Specify and/or micro-architect digital blocks in advanced mixed-signal circuits
  • RTL coding of blocks specified by you or others
  • Participate in design verification and bring-up of blocks
  • Write meaningful assertions, debug code, and interact with design verification team
  • Participate in lab bring-up of circuits
  • Write test scripts, analyze lab data, propose experiments

Requirements For RTL Design Engineer

Python
  • BS degree in technical discipline with minimum 10 years of relevant experience
  • Deep knowledge of mixed signal concepts
  • Deep knowledge of RTL design fundamentals
  • Deep knowledge of Verilog and System-Verilog
  • Deep knowledge of front-end tools (Verilog simulators, linters, clock-domain crossing checkers)
  • Deep knowledge of System-Verilog assertions, checkers, and other design verification techniques
  • Deep knowledge of scripting languages
  • Deep knowledge of Algorithm developments
  • Strong communication and presentation skills

Benefits For RTL Design Engineer

  • Equal opportunity employer
  • Affirmative action

Interested in this job?

Jobs Related To Apple RTL Design Engineer

Mixed-Signal Modeling/Verification Engineer

Mixed-Signal Modeling/Verification Engineer role at Apple, focusing on analog/RF behavioral modeling and verification using SystemVerilog, offering $166K-$296K salary range.

Operating System Engineer - Apple Vision Pro

Lead the development of operating systems for Apple Vision Pro, focusing on AR/VR technology and real-time software stack implementation.

Operating System Engineer - Apple Vision Pro

Lead the development of operating systems for Apple Vision Pro, focusing on real-time software stack and AR/VR technology integration.

SerDes Micro Architect

Lead SerDes micro-architecture development for Apple's next-generation IPs, focusing on breakthrough power and performance for iPhone, iPad, Mac, and Apple Watch.

Graphics FE Integration Engineer

Senior GPU Design Integration Engineer role at Apple, focusing on RTL integration and GPU architecture for next-generation hardware development.