SoC RTL Design Engineer

World-leading technology company that designs and develops consumer electronics, software, and services.
$180,000 - $300,000
Embedded
Principal Software Engineer
In-Person
5,000+ Employees
10+ years of experience
AI · Hardware

Description For SoC RTL Design Engineer

Apple is seeking an experienced SoC RTL Design Engineer to join their Hardware team in Austin. This role is critical in developing and implementing various blocks of Apple's best-in-class chips, contributing to the company's rigorous SOC development pace. The position demands in-depth knowledge of chip micro-architecture and digital logic design, working closely with multiple teams to deliver high-quality components.

The ideal candidate will be responsible for defining design microarchitecture, developing RTL designs, and collaborating with various teams including architecture, synthesis, verification, and performance optimization. This role requires someone who can handle complex technical challenges while maintaining strong interpersonal relationships across diverse groups.

The position offers the opportunity to work on cutting-edge technology at one of the world's most innovative companies. You'll be part of the team that drives Apple's semiconductor development, contributing to products that impact millions of users worldwide. The role requires a blend of technical expertise, leadership skills, and the ability to deliver quality results under tight schedules.

As a Principal Engineer, you'll be expected to bring significant experience in RTL design, microarchitecture development, and system integration. The role demands someone who can not only execute technical tasks at a high level but also coordinate with multiple teams to ensure project success. This is an excellent opportunity for an experienced engineer looking to make a significant impact in the semiconductor industry while working on some of the most advanced chip designs in the world.

Last updated 2 days ago

Responsibilities For SoC RTL Design Engineer

  • Work with architecture team to define design microarchitecture hierarchy and interfaces
  • Develop RTL design of blocks following established design guidelines
  • Collaborate with other designers in the group
  • Integrate common/shared IP blocks and optimize memories/hard macros
  • Work with front-end synthesis/STA teams for timing optimization
  • Collaborate with power/performance and functional verification teams
  • Work with multi-disciplinary groups to ensure timely delivery with highest quality

Requirements For SoC RTL Design Engineer

  • BS degree + 10 years relevant industry experience
  • Track record of dedication designs in high volume production for low power applications
  • Experience in driving microarchitecture and developing specification for logic designs
  • Record of RTL design on large sophisticated designs
  • Experience with synthesis, power, performance and verification team
  • Strong interpersonal skills
  • Self-starter, highly motivated, highly organized, and schedule driven
  • Familiarity with front-end tools including lint, CDC, synthesis
  • Knowledge of high speed DRAM memory controller design or interconnect design

Interested in this job?

Jobs Related To Apple SoC RTL Design Engineer

Mixed Signal Circuit Design Engineer

Design and implement high-performance PHY designs for Apple's innovative products

Baseband Hardware Design Engineer

Senior hardware engineering role focusing on baseband system design and implementation for Apple products, requiring extensive experience in electrical engineering and digital design.

Embedded SW Engineer

Senior embedded software engineering role at Apple focusing on DRAM initialization, training, and characterization for Apple's Silicon Technologies group.

RTL Design Engineer

Senior RTL Design Engineer position at Apple, focusing on mixed-signal circuits design and verification with emphasis on embedded systems and low power architectures.

ASIC Design Engineer

Senior ASIC Design Engineer position at Apple, focusing on SoC design and multimedia IP development with competitive compensation and comprehensive benefits.