Senior DFT Engineer

European semiconductor startup creating next-generation AI platform, raised $120M with 180+ employees including 55+ PhDs.
Embedded
Senior Software Engineer
In-Person
101 - 500 Employees
5+ years of experience
AI · Enterprise SaaS

Description For Senior DFT Engineer

Axelera AI is an innovative European semiconductor startup that has made significant strides in the AI industry, having raised $120 million and built a team of 180+ employees, including 55+ PhDs with over 40,000 citations. The company is revolutionizing the AI platform space with their Metis™ AI Platform, achieving 3-5x increase in efficiency and performance.

As a Senior DFT Engineer, you'll play a crucial role in architecting and implementing testability solutions for multicore in-memory-compute SoC. This position offers an opportunity to work at the cutting edge of semiconductor technology, developing and implementing DFT strategies, collaborating with cross-functional teams, and driving innovation in testability methodologies.

The ideal candidate should possess senior-level expertise in DFT engineering, with strong proficiency in SystemVerilog RTL, TCL, Python, and Unix/Linux. Core knowledge requirements include Hierarchical scan, ATPG, Memory BIST, JTAG/IJTAG, fault simulation, silicon debug, and gate-level verification. Familiarity with industry-standard tools from Siemens, Cadence, or Synopsys is essential.

The position offers an attractive compensation package including a pension plan, comprehensive employee insurances, and the opportunity to own company shares. The company culture promotes creativity, innovation, and collaborative ownership, making it an ideal environment for professionals who want to make a significant impact in the AI and semiconductor industry.

The role is based in Italy, with relocation support available to Bologna, Florence, or Milan. Join a dynamic team that's shaping the future of AI technology while working in a diverse, inclusive environment that celebrates and empowers every team member.

Last updated 21 hours ago

Responsibilities For Senior DFT Engineer

  • Develop and implement DFT strategies for multicore in-memory-compute SoCs
  • Collaborate with cross-functional teams to ensure seamless integration of test solutions
  • Drive innovation by advancing testability methodologies and infrastructure

Requirements For Senior DFT Engineer

Python
Linux
  • Senior-level expertise in DFT engineering
  • Proficiency in SystemVerilog RTL, TCL, Python, and Unix/Linux
  • Knowledge of Hierarchical scan, ATPG, Memory BIST, JTAG/IJTAG, fault simulation, silicon debug, and gate-level verification
  • Familiarity with Siemens, Cadence, or Synopsys DFT tools
  • Strong problem-solving abilities and effective communication skills

Benefits For Senior DFT Engineer

Medical Insurance
401k
  • Attractive compensation package
  • Pension plan
  • Employee insurances
  • Option to get company shares
  • Open culture supporting creativity and innovation
  • Relocation support to Bologna, Florence or Milan

Interested in this job?

Jobs Related To Axelera AI Senior DFT Engineer

Senior Mechanical Engineer, Robotics Storage Technology

Senior Mechanical Engineer position at Amazon Robotics, developing innovative robotic systems and hardware solutions for warehouse automation.

Sr Power Engineer, Annapurna Labs

Senior Power Engineer role at AWS Annapurna Labs, focusing on power delivery solutions for machine learning products and cloud infrastructure.

Systems Signal Integrity Engineer - Apple Mac

Senior Systems Signal Integrity Engineer position at Apple, focusing on SerDes I/O validation for Mac Platforms with competitive compensation and comprehensive benefits.

Silicon Validation Software Engineer: Embedded and Low-level Programming

Senior Silicon Validation Software Engineer role at Apple, focusing on embedded software development and SOC validation for next-generation Apple products.

SerDes Circuit Design Engineer

Senior SerDes Circuit Design Engineer position at Apple, focusing on high-speed analog mixed-signal design for next-generation system-on-chip solutions.