Principal Physical Design Engineer (ICB4)

Broadcom Inc. is a global technology leader that designs, develops and supplies a broad range of semiconductor and infrastructure software solutions.
$119,000 - $190,000
Backend
Principal Software Engineer
In-Person
8+ years of experience
Enterprise SaaS
This job posting may no longer be active. You may be interested in these related jobs instead:
Principal Product Manager - Indirect Tax

Lead product strategy for Intuit's Indirect Tax solutions, managing multiple teams and driving innovation in global tax compliance technology.

Manager 3, Software Engineering

Lead engineering teams at Intuit's Fintech AI organization, managing risk services and fraud prevention while building innovative solutions for secure money movement.

Director, Technical Marketing, Demo Engineering

Lead Salesforce's Agentforce AI marketing team in creating world-class demos as Director of Technical Marketing and Demo Engineering.

Salesforce Technical Architect

Senior technical role responsible for designing and implementing Salesforce solutions across telecommunications, healthcare, and financial services sectors.

Technical Architect Director/Senior Director, Trade Promotion Management

Senior technical leadership role at Salesforce focusing on Trade Promotion Management, requiring extensive enterprise architecture experience and industry expertise.

Description For Principal Physical Design Engineer (ICB4)

The Network Switch Group at Broadcom Inc. has brought some of the most complex and cutting edge networking ASIC's and multi-chip solutions to market over the last decade. These products support the latest networking protocols and features as well as manage extremely large volumes of internet traffic.

As a Principal Physical Design Engineer, you will be responsible for 3nm high speed physical designs. Your responsibilities will include:

  • Floorplanning including multi-power domain, PG planning etc.
  • Physical implementation of blocks and top-level including clock-tree.
  • Physical verification and timing closure for block and chip-level.
  • Static and dynamic IR drop analysis, signal and power EM checks.
  • Methodology & Flow development of Physical Design and Timing Closure.
  • Interfacing with internal and external teams including Design, IP, Library.

The ideal candidate should be well experienced in floor-planning, partitioning, placement, clock tree synthesis, route and physical verification. You should have excellent problem-solving skills to help with congestion resolution and timing closure. Experience with formal verification, timing analysis, and ECO implementation is required. You should be able to work independently and help other team members, possess the ability to learn and adapt to new tools and methodologies, and have excellent communication skills.

Experience with tools such as Innovus, Calibre, LEC, PrimeTime etc. is highly desirable. Full chip tapeout experience based on 3nm technologies is preferred. The position requires BE plus 8+ years, or ME plus 6+ years, in deep-sub-micron IC physical designs, or equivalent experience. Experience with TCL and Perl to achieve higher productivity is desired.

Broadcom offers a competitive and comprehensive benefits package, including medical, dental and vision plans, 401(K) participation with company matching, Employee Stock Purchase Program (ESPP), Employee Assistance Program (EAP), company paid holidays, paid sick leave, and vacation time. The company follows all applicable laws for Paid Family Leave and other leaves of absence.

Broadcom is proud to be an equal opportunity employer and considers qualified applicants without regard to race, color, creed, religion, sex, sexual orientation, gender identity, national origin, citizenship, disability status, medical condition, pregnancy, protected veteran status or any other characteristic protected by federal, state, or local law.

Last updated 5 months ago

Responsibilities For Principal Physical Design Engineer (ICB4)

  • Floorplanning including multi-power domain, PG planning etc.
  • Physical implementation of blocks and top-level including clock-tree
  • Physical verification and timing closure for block and chip-level
  • Static and dynamic IR drop analysis, signal and power EM checks
  • Methodology & Flow development of Physical Design and Timing Closure
  • Interfacing with internal and external teams including Design, IP, Library

Requirements For Principal Physical Design Engineer (ICB4)

  • BE plus 8+ years, or ME plus 6+ years, in deep-sub-micron IC physical designs, or equivalent experience
  • Experience in floor-planning, partitioning, placement, clock tree synthesis, route and physical verification
  • Excellent problem-solving skills for congestion resolution and timing closure
  • Experience with formal verification, timing analysis, and ECO implementation
  • Ability to work independently and help other team members
  • Excellent communication skills
  • Experience with tools such as Innovus, Calibre, LEC, PrimeTime (highly desirable)
  • Full chip tapeout experience based on 3nm technologies (preferred)
  • Experience with TCL and Perl (desired)

Benefits For Principal Physical Design Engineer (ICB4)

401k
Dental Insurance
Equity
Medical Insurance
Vision Insurance
  • Medical insurance
  • Dental insurance
  • Vision insurance
  • 401(K) with company matching
  • Employee Stock Purchase Program (ESPP)
  • Employee Assistance Program (EAP)
  • Company paid holidays
  • Paid sick leave
  • Vacation time
  • Paid Family Leave
  • Annual bonus (discretionary)
  • Equity awards

Interested in this job?