Broadcom is seeking an IC Design Engineer to work on various phases of SOC physical design activities. The role involves block level tasks such as floor-planning, partitioning, placement, clock tree synthesis, routing, and physical verification (LVS/DRC/ERC/Antenna etc.). The candidate should be able to meet congestion, timing, and area metrics, and perform equivalence checks, STA, crosstalk delay analysis, noise analysis, and power optimization. They should be capable of implementing timing and functional ECOs.
Key responsibilities include:
The ideal candidate should have experience with tools such as Innovus/Encounter, ICC, Caliber, LEC, and Primetime. They should be able to work independently, guide team members, and adapt to new tools and methodologies. Experience working in a global team and dynamic environment is essential.
Broadcom offers a diverse and inclusive work environment, considering qualified applicants without regard to race, color, creed, religion, sex, sexual orientation, gender identity, national origin, citizenship, disability status, medical condition, pregnancy, protected veteran status, or any other protected characteristic.
Join Broadcom to be part of a global technology leader and contribute to cutting-edge semiconductor and software solutions.