Signal Integrity Engineer

Global technology leader that designs, develops and supplies semiconductor and infrastructure software solutions.
$119,000 - $190,000
Embedded
Senior Software Engineer
In-Person
5,000+ Employees
8+ years of experience
AI · Enterprise SaaS

Description For Signal Integrity Engineer

Broadcom's ASIC Products Division is seeking an experienced SI/PI engineer to develop next-generation products focusing on parallel interfaces. The role combines aspects of both AE and R&D engineering, working on customer products and developing new interconnect technologies in MCM, 2.5D, and 3D spaces. The position involves collaboration with R&D teams, IP development, customers, and manufacturing partners.

The company has a strong track record in developing complex IC solutions powering internet technologies, including AI/ML, cloud computing, wireless infrastructure, and networking. They are at the forefront of advanced technologies in 3D and 2.5D interconnects.

This role offers an exciting opportunity to work on cutting-edge ASIC products and advanced technologies. The ideal candidate will be responsible for timing signoff, electromagnetic modeling, power distribution analysis, and automation of sign-off processes. They should be able to work independently across a global organization while managing multiple concurrent customers.

The position offers competitive compensation including a base salary range of $119,000 - $190,000, plus discretionary annual bonus and equity awards. Broadcom provides comprehensive benefits including medical, dental, vision insurance, 401(k) with company matching, and various other perks.

Last updated 3 months ago

Responsibilities For Signal Integrity Engineer

  • Mask based timing signoff using time domain simulations of parallel interfaces including 2.5D and 3D
  • Electromagnetic extraction and modeling of signal and power delivery channels
  • AC and transient analysis of Power Distribution Networks
  • IO channel analysis
  • Pre-layout modeling of transceivers as well as signal and PDN networks
  • Automate sign-off processes and work with EDA suppliers
  • Generate analysis results, create presentations, sign-off reports

Requirements For Signal Integrity Engineer

Python
  • Bachelor's in Electrical/Electronics/Computer Engineering with 8+ years experience OR Master's with 6+ years experience
  • Independent, self-starter who can work across a worldwide organization
  • Knowledge of at least one DDR timing sign-off flow tool suite
  • Experience with various IC, Package and PCB database types
  • TCL, Python scripting experience
  • Ability to manage multiple concurrent customers under short timelines
  • Ability to manage analysis, documentation, and presentation roles

Benefits For Signal Integrity Engineer

401k
Medical Insurance
Dental Insurance
Vision Insurance
Equity
  • Medical insurance
  • Dental insurance
  • Vision insurance
  • 401(k) with company matching
  • Employee Stock Purchase Program (ESPP)
  • Employee Assistance Program (EAP)
  • Paid holidays
  • Paid sick leave
  • Vacation time
  • Annual discretionary bonus
  • Equity awards

Interested in this job?

Jobs Related To Broadcom Signal Integrity Engineer

Dry Etch Equipment Engineer

Senior Dry Etch Equipment Engineer position at Broadcom's semiconductor facility in Fort Collins, focusing on equipment optimization and process development.

R&D System Applications Engineer

Senior R&D Systems Applications Engineer position at Broadcom focusing on PCIe switch products and customer integration support.

R&D Software Engineer - Virtual Machine Monitor

Senior R&D Software Engineer position at Broadcom focusing on virtual machine monitor development, requiring expertise in CPU architecture and system-level programming.

FBAR R&D Engineer

Senior FBAR R&D Engineer position at Broadcom focusing on developing and maintaining RF device models and simulations

HBM/DDR/SERDES DFT Verification Lead Engineer

Senior HBM/DDR/SERDES DFT Verification Lead Engineer role at Broadcom, focusing on implementing and verifying DFT methodologies for semiconductor designs.