Display Wafer Fab Metrology Engineer

Google's Raxium display group develops revolutionary semiconductor materials display technology for AR and light-field display applications.
$142,000 - $211,000
Embedded
Mid-Level Software Engineer
In-Person
[] Employees
5+ years of experience
AR/VR

Description For Display Wafer Fab Metrology Engineer

Google's Raxium display group is at the forefront of revolutionary semiconductor materials display technology, specifically designed for augmented reality (AR) and light-field display applications. As a Display Wafer Fab Metrology Engineer, you'll be instrumental in driving metrology learning and techniques for next-generation display technology.

The role is based in Fremont, CA, and requires working in wafer fabrication cleanroom environments. You'll be responsible for scaling toolsets for volume production and conducting deep investigations into characterization tools to understand and screen displays. This position demands extensive collaboration with process, yield, integration, device, and epi engineering groups.

The ideal candidate should have a Master's degree in Electrical Engineering, Optics, Physics, or related field, with 5 years of experience in semiconductor metrology tools. You'll need expertise in statistical analysis, data interpretation, and root cause analysis. Experience with III-V compound semiconductor fabrication and failure analysis techniques is highly valued.

This opportunity offers a competitive compensation package ranging from $142,000 to $211,000, plus bonus, equity, and comprehensive benefits. You'll be joining a dynamic team with start-up roots and access to a state-of-the-art compound semiconductor fab in Silicon Valley.

The role involves developing and implementing best practices for metrology and measurement tool control, partnering with external suppliers, and driving continuous improvement in process control. You'll be at the forefront of developing novel wafer fab metrology techniques that will shape the future of display technology.

Working at Google's Raxium group means being part of a team that's disrupting next-generation display markets, bringing users closer to a natural linkage between digital and physical realms. The position offers the chance to work with cutting-edge technology while contributing to groundbreaking developments in AR and display technology.

Last updated 3 minutes ago

Responsibilities For Display Wafer Fab Metrology Engineer

  • Aid in early adoption of best practices in process control
  • Implement best practices for metrology and measurement tool control
  • Partner with external tool suppliers for new equipment development
  • Develop and sustain wafer fab metrology techniques and tools
  • Drive understanding of toolsets and analyses to maximize measurement data value

Requirements For Display Wafer Fab Metrology Engineer

  • Master's degree in Electrical Engineering, Optics, Physics, or a related field, or equivalent practical experience
  • 5 years of experience working with semiconductor metrology tools
  • Experience with statistical analysis, interpreting data, identifying trends, performing root cause analysis
  • Experience working with III-V compound semiconductor and wafer fabrication (preferred)
  • Working knowledge of semiconductor failure analysis techniques (preferred)
  • Proficiency in optical characterization and microscopy techniques (preferred)
  • Ability to learn fast, work independently, and adapt in a fast-paced environment

Benefits For Display Wafer Fab Metrology Engineer

Medical Insurance
Dental Insurance
Vision Insurance
  • Bonus
  • Equity
  • Benefits package

Interested in this job?

Jobs Related To Google Display Wafer Fab Metrology Engineer

Senior ASIC Design Engineering, Silicon

Senior ASIC Design Engineering role at Google, focusing on custom silicon solutions for consumer products, requiring expertise in RTL design and microarchitecture.

Image Signal Processor, Silicon Validation Engineer

Join Google as an ISP Silicon Validation Engineer to develop and validate critical components of Tensor SoCs, working with cutting-edge camera and multimedia systems.

ASIC Platform Software Architect

ASIC Platform Software Architect position at Google, developing custom silicon solutions and embedded software for next-generation hardware products.

ASIC Design Engineer, Silicon

ASIC Design Engineer position at Google, focusing on custom silicon solutions and RTL design for Pixel SoCs.

Software Engineer, Embedded Systems, Platforms

Software Engineer position at Google focusing on embedded systems development for cloud platforms, requiring expertise in C/C++, Linux, and hardware interfaces.