Lead CPU RTL Engineer, Silicon

Google organizes the world's information and makes it universally accessible and useful, combining AI, Software, and Hardware to create helpful experiences.
Poughkeepsie, NY, USAAustin, TX, USAMountain View, CA, USA
$183,000 - $271,000
Embedded
Staff Software Engineer
In-Person
5,000+ Employees
8+ years of experience
AI · Hardware

Description For Lead CPU RTL Engineer, Silicon

Google is seeking a Lead CPU RTL Engineer to join their hardware team in developing custom silicon solutions that power Google's direct-to-consumer products. This role combines cutting-edge technology with real-world impact, as you'll be working on products used by millions worldwide.

The position requires deep expertise in digital logic design and RTL concepts, with a focus on CPU frontend designs and microarchitecture. You'll be at the forefront of developing next-generation CPU architectures, working with state-of-the-art techniques and contributing to performance-enhancing features while maintaining efficiency.

As a Lead Engineer, you'll collaborate with architects and performance teams, conducting trade-off studies and making crucial decisions about microarchitecture enhancements. The role demands both technical excellence and leadership skills, as you'll be guiding important architectural decisions and ensuring designs meet Power, Performance, and Area (PPA) goals.

Google offers a competitive compensation package, including a base salary range of $183,000-$271,000, plus bonus, equity, and comprehensive benefits. The company's commitment to innovation in AI, Software, and Hardware makes this an exciting opportunity for someone passionate about pushing the boundaries of computer architecture.

The role is perfect for candidates with 8+ years of experience who want to make a significant impact on future computing technologies. You'll be part of Google's mission to organize the world's information and make it universally accessible, working with a team that combines the best of Google's AI, Software, and Hardware expertise to create radically helpful experiences.

Working at Google means joining a diverse, inclusive environment with a strong focus on work-life balance. The company is committed to equal opportunity employment and provides comprehensive benefits. Multiple location options are available, including Poughkeepsie, Austin, Mountain View, and Portland, allowing for flexibility while maintaining close collaboration with the team.

Last updated 17 days ago

Responsibilities For Lead CPU RTL Engineer, Silicon

  • Contribute to CPU frontend designs, emphasizing on microarchitecture and RTL design for the next generation CPU
  • Propose performance enhancing microarchitecture features with efficiency in mind
  • Work with architects and performance teams for trade-off studies
  • Deliver designs meeting Power, performance and area (PPA) goals with production quality
  • Become familiar with state-of-the-art techniques for at least one processor functional block

Requirements For Lead CPU RTL Engineer, Silicon

  • Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field, or equivalent practical experience
  • 8 years of experience with digital logic design principles, RTL design concepts, and languages such as Verilog or SystemVerilog
  • Experience with logic synthesis techniques to optimize RTL code, performance and power as well as low-power design techniques

Benefits For Lead CPU RTL Engineer, Silicon

Medical Insurance
Equity
  • Bonus
  • Equity
  • Benefits package

Interested in this job?

Jobs Related To Google Lead CPU RTL Engineer, Silicon

Staff Coherent Memory System Architect, Silicon

Staff-level hardware architecture role at Google focusing on coherent memory system design for consumer SoCs, requiring 8+ years of microarchitecture experience.

Network Architect, Hardware, Google Public Sector

Senior hardware architecture role at Google Public Sector, focusing on network solutions and ASIC design for government and educational institutions.

Micro-display CMOS Backplane Architect

Lead the development of next-generation microdisplay solutions at Google, architecting CMOS backplanes for AR systems with focus on high-performance display technology.

Staff Silicon System Architect

Staff Silicon System Architect position at Google, focusing on custom silicon solutions and Tensor SoC architecture, offering $183K-$271K base salary plus benefits.

ASIC Platform Software Architect, Silicon

Lead ASIC platform software architecture for Google's custom silicon solutions, bridging hardware and software requirements for consumer products.