Semiconductor Process Engineer, Raxium Display Group

Google combines AI, software, and hardware to create radically helpful experiences, researching and developing new technologies for faster, seamless computing.
$142,000 - $211,000
Hardware
Mid-Level Software Engineer
In-Person
5,000+ Employees
4+ years of experience
Hardware · AR/VR

Description For Semiconductor Process Engineer, Raxium Display Group

Google's Raxium display group is at the forefront of revolutionary semiconductor materials display technology, enabling new possibilities in display products, particularly in augmented reality (AR) and light-field display applications. Operating from a state-of-the-art compound semiconductor fab in Silicon Valley, the team aims to disrupt next-generation display markets.

As a Semiconductor Process Engineer, you'll be part of a diverse team pushing boundaries in custom silicon solutions for Google's direct-to-consumer products. Your work will directly impact products used by millions worldwide, focusing on developing and optimizing critical semiconductor fabrication processes. The role combines technical expertise in semiconductor engineering with hands-on process development and optimization.

The position offers competitive compensation including base salary, bonus, equity, and comprehensive benefits. You'll work with cutting-edge technology in wafer fabrication, process control, and quality improvement, utilizing advanced methodologies like statistical process control and design of experiments. This is an opportunity to shape the future of display technology while working with industry-leading experts in a collaborative environment.

The ideal candidate will bring strong technical expertise in semiconductor engineering, particularly in areas like CMP, wafer grinding, and wafer bonding. You'll need to demonstrate both technical depth and the ability to drive innovation in process development. This role offers the chance to work on transformative technology that bridges the digital and physical realms, making computing more seamless and powerful for users worldwide.

Last updated 2 months ago

Responsibilities For Semiconductor Process Engineer, Raxium Display Group

  • Design and develop a new back-end of line (BEOL) capability including chemical mechanical polishing (CMP), wafer grinding, and wafer bonding fabrication
  • Identify and evaluate quality and implement new equipment or upgrades
  • Review, propose, optimize, improve, and implement various wafer fabrication processes for yield improvement, defectivity reduction, and manufacturability
  • Own the area process control plan and enhance the process stability through implementation of best known manufacturing methods and statistical process control (SPC)
  • Drive the problem resolution process associated with the quality excursion in the fab area encompassing data analytics, methodical problem solving, failure analysis (FA), design of experiments (DOE), and mistake-proof

Requirements For Semiconductor Process Engineer, Raxium Display Group

  • Bachelor's degree in Electrical Engineering, Computer Engineering, Physics, a related field, or equivalent practical experience
  • 4 years of experience working in a Hardware technical environment, or 3 years of experience with an advanced degree
  • Experience with Semiconductor Engineering and Microelectronics Fabrication
  • Experience with Optoelectronics

Benefits For Semiconductor Process Engineer, Raxium Display Group

Medical Insurance
Dental Insurance
Vision Insurance
401k
Parental Leave
  • bonus
  • equity
  • benefits package

Interested in this job?

Jobs Related To Google Semiconductor Process Engineer, Raxium Display Group

Hardware Architect, Core IP, Silicon

Hardware Architect position at Google focusing on ASIC architecture and silicon design for multimedia and processing units.

Silicon Hardware Architecture Modeling Engineer, TPU, Google Cloud

Silicon Hardware Architecture Modeling Engineer position at Google, focusing on TPU development and ML hardware acceleration, requiring expertise in computer architecture and C++ programming.

TPU RTL Design Engineer

TPU RTL Design Engineer position at Google, developing custom silicon solutions and ASICs for data center acceleration, requiring expertise in SystemVerilog RTL and digital design.

Supplier Quality Engineer, Printed Circuit Board, Google Cloud

PCB Supplier Quality Engineer position at Google Cloud, focusing on quality control and reliability of printed circuit board manufacturing processes.

Epitaxy Equipment Maintenance Engineer, MicroLED Display, Augmented Reality

Lead maintenance and optimization of MOCVD epitaxial growth reactors for Google's revolutionary microLED display technology team.