Senior Physical Design Engineer, Mixed Signal, Silicon

Google organizes the world's information and makes it universally accessible and useful, combining AI, Software, and Hardware to create helpful experiences.
$150,000 - $250,000
Embedded
Senior Software Engineer
In-Person
5,000+ Employees
5+ years of experience
Consumer

Description For Senior Physical Design Engineer, Mixed Signal, Silicon

Google is seeking a Senior Physical Design Engineer to join their hardware team, focusing on mixed-signal and silicon design. This role is crucial in developing custom silicon solutions that power Google's direct-to-consumer products. The position combines advanced hardware engineering with Google's innovative approach to technology.

As a Senior Physical Design Engineer, you'll be working on cutting-edge projects that require expertise in physical design, timing analysis, and power optimization. You'll be responsible for generating high-quality Place and Route results, monitoring timing with modern STA tools, and analyzing designs for optimal performance.

The ideal candidate should have strong experience in physical design, particularly with PnR/APR, STA, EMIR, and DRC tools. Knowledge of low-power design techniques, analog and mixed-signal design integration, and experience with scaled CMOS processes are highly valued. The role requires both technical expertise and collaborative skills, as you'll be working with front-end designers and back-end physical design integration engineers.

This position offers the opportunity to work on products that impact millions of users worldwide. You'll be part of Google's mission to create radically helpful experiences by combining the best of Google AI, Software, and Hardware. The role provides a unique chance to shape the next generation of hardware experiences, focusing on unparalleled performance, efficiency, and integration.

Google offers a supportive and inclusive work environment, with a strong commitment to diversity and equal opportunity. The company provides comprehensive benefits and welcomes people with disabilities, ensuring accommodations are available for candidates who need them.

Last updated 13 hours ago

Responsibilities For Senior Physical Design Engineer, Mixed Signal, Silicon

  • Generate quality Place and Route (PnR) results for digital blocks
  • Monitor timing of blocks with Static Timing Analysis (STA) tools
  • Analyze designs based on metrics including power, area, and performance trade-offs
  • Apply engineering practices to ASIC blocks design and implementation
  • Analyze power integrity Electromagnetic migration and IR drop (EMIR) of blocks

Requirements For Senior Physical Design Engineer, Mixed Signal, Silicon

Python
  • Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or related field
  • 5 years of experience in physical design
  • Experience with PnR/APR, STA, EMIR, and DRC tools/flows working on synthesized designs
  • Experience in scripting languages (Tcl, Python, etc.)
  • Experience with low-power design techniques
  • Experience with advanced Engineering Change Order (ECO) techniques
  • Experience with Analog and Mixed Signal design integration
  • Experience working with scaled CMOS processes
  • Knowledge of version control systems like Git

Interested in this job?

Jobs Related To Google Senior Physical Design Engineer, Mixed Signal, Silicon

Senior System Power and Performance Architect, Silicon

Senior System Power and Performance Architect role at Google, focusing on optimizing power and performance for mobile SoCs and hardware solutions.

Senior Silicon Digital RTL Design Engineer

Senior Silicon Digital RTL Design Engineer position at Google, focusing on custom silicon solutions for consumer products.

Senior CPU RTL Design Engineer

Senior CPU RTL Design Engineer position at Google, focusing on custom silicon solutions and next-generation CPU development.

Senior Design For Testability Engineer, Silicon

Senior Design For Testability Engineer position at Google, focusing on DFT/DFD methodologies and silicon validation for consumer products.

Senior Register-Transfer Level Design Engineer, Core IP, Silicon

Senior RTL Design Engineer role at Google, focusing on Core IP hardware design and ASIC integration for consumer products.