Silicon Design Verification Engineer, TPU, Google Cloud

Google is a global technology leader developing innovative products and services used by billions of people worldwide.
Hardware
Mid-Level Software Engineer
In-Person
5,000+ Employees
4+ years of experience
AI

Description For Silicon Design Verification Engineer, TPU, Google Cloud

Google is seeking a Silicon Design Verification Engineer for their TPU (Tensor Processing Unit) team within Google Cloud. This role is crucial in shaping the future of AI/ML hardware acceleration, working on cutting-edge TPU technology that powers Google's most demanding AI/ML applications. The position involves being part of a diverse team developing custom silicon solutions for Google's TPU.

The role encompasses the full verification life cycle, from planning to coverage closure, with a focus on meeting AI/ML performance targets. You'll build robust, constrained-random verification environments to ensure reliability of AI/ML workloads on TPU hardware. The position requires collaboration with design and verification engineers on active projects.

As part of the Technical Infrastructure team, you'll contribute to the architecture that keeps Google's services running. The team is responsible for developing and maintaining data centers and building next-generation Google platforms. The role combines technical expertise in hardware verification with the opportunity to impact Google's AI/ML infrastructure.

The ideal candidate should have strong experience in verification methodology, particularly UVM, and expertise in SystemVerilog and SVA. Knowledge of AI/ML Accelerators or vector processing units is highly valued. The position offers the opportunity to work on innovative technology that powers products used by millions worldwide.

Google offers an inclusive work environment and is committed to equal opportunity employment, welcoming candidates from all backgrounds. The role requires English proficiency to facilitate global collaboration.

Last updated 4 days ago

Responsibilities For Silicon Design Verification Engineer, TPU, Google Cloud

  • Plan the verification of digital design blocks and interact with design engineers to identify important verification scenarios
  • Identify and write all types of coverage measures for stimulus and corner-cases
  • Debug tests with design engineers to deliver functionally correct design blocks
  • Measure to identify verification holes and to show progress towards tape-out
  • Create a constrained-random verification environment using SystemVerilog and Universal verification methodology (UVM)

Requirements For Silicon Design Verification Engineer, TPU, Google Cloud

  • Bachelor's degree in Electrical Engineering or equivalent practical experience
  • 4 years of experience with verification methodology such as Universal verification methodology (UVM)
  • 2 years of experience in the verification of IP designs such as IP, SoC, vector CPUs, etc.
  • Experience with SystemVerilog, SVA, and functional coverage

Interested in this job?

Jobs Related To Google Silicon Design Verification Engineer, TPU, Google Cloud

GPU Architect, Silicon

GPU Architect position at Google, focusing on developing custom silicon solutions and GPU cores for Tensor SoC, combining hardware architecture expertise with machine learning applications.

Manufacturing Hardware Technical Lead

Lead the development and implementation of custom test systems for Google's manufacturing operations, managing technical teams and ensuring product quality.

CMOS Device Engineer, Silicon

CMOS Device Engineer position at Google, focusing on silicon technology development and optimization for consumer products.

Hardware Engineer, Wafer Process Integration, Quantum AI

Hardware Engineer position at Google Quantum AI, focusing on semiconductor fabrication and process integration for quantum computing devices.

TPU Silicon Validation Engineer

TPU Silicon Validation Engineer position at Google, focusing on ASIC validation, test development, and system debugging for Google's Tensor Processing Units.