Silicon Hardware Architecture Modeling Engineer, TPU, Google Cloud

Google is a global technology leader that develops innovative products and services used by billions of people worldwide.
Hardware
Mid-Level Software Engineer
Contact Company
5,000+ Employees
3+ years of experience
AI

Description For Silicon Hardware Architecture Modeling Engineer, TPU, Google Cloud

Google is seeking a Silicon Hardware Architecture Modeling Engineer for their TPU (Tensor Processing Unit) team within Google Cloud. This role is crucial in shaping the future of AI/ML hardware acceleration at Google. The position involves working on cutting-edge TPU technology that powers Google's most demanding AI/ML applications. As part of a diverse team, you'll be developing custom silicon solutions and contributing to the innovation behind products used by millions worldwide. The role requires expertise in hardware architecture modeling, performance analysis, and optimization, with a focus on ML workload characterization and hardware/software co-design. You'll collaborate with various teams including hardware design, software, compiler, and ML research to define and optimize next-generation TPUs. The position offers an opportunity to work on Google's Technical Infrastructure team, which is fundamental to keeping Google's product portfolio running efficiently. The ideal candidate should have strong experience in computer architecture, software development, and a deep understanding of ML hardware acceleration.

Last updated 5 minutes ago

Responsibilities For Silicon Hardware Architecture Modeling Engineer, TPU, Google Cloud

  • Work on Machine Learning (ML) workload characterization and benchmarking
  • Conduct performance and power analysis and evaluate proposals
  • Develop architectural and microarchitectural models to enable quantitative analysis
  • Collaborate with partners in hardware design, software, compiler, ML model and research teams for effective hardware/software codesign
  • Propose capabilities and optimizations for next-generation Tensor Processing Units (TPU) and chip roadmap

Requirements For Silicon Hardware Architecture Modeling Engineer, TPU, Google Cloud

Python
  • Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, a related field, or equivalent practical experience
  • 3 years of experience in computer architecture performance analysis and optimization, or a PhD degree in lieu of industry experience
  • Experience in developing software systems in C++
  • Experience in hardware and software co-design (preferred)
  • Experience in analyzing workload performance and creating benchmarks (preferred)
  • Experience developing in Python (preferred)
  • Experience in applying computer architecture principles to solve problems (preferred)
  • Knowledge of processor design or accelerator designs and mapping Machine Learning (ML) models to hardware architectures (preferred)
  • Knowledge of design of digital logic at the Register Transfer Level (RTL) using Verilog (preferred)

Interested in this job?

Jobs Related To Google Silicon Hardware Architecture Modeling Engineer, TPU, Google Cloud

TPU RTL Design Engineer

TPU RTL Design Engineer position at Google, developing custom silicon solutions and ASICs for data center acceleration, requiring expertise in SystemVerilog RTL and digital design.

Supplier Quality Engineer, Printed Circuit Board, Google Cloud

PCB Supplier Quality Engineer position at Google Cloud, focusing on quality control and reliability of printed circuit board manufacturing processes.

Epitaxy Equipment Maintenance Engineer, MicroLED Display, Augmented Reality

Lead maintenance and optimization of MOCVD epitaxial growth reactors for Google's revolutionary microLED display technology team.

Sustaining Technical Program Manager, Electronic Product Manufacturing

Lead manufacturing operations and cross-functional technical teams at Google, ensuring product quality and optimization in electronic product manufacturing.

Chassis Power Architect, Silicon

Senior hardware architecture role focusing on power management and optimization for Google's custom silicon solutions.