Silicon SoC Design/Integration Engineer, TPU, Google Cloud

Google is a global technology leader that develops innovative cloud, AI, and computing solutions.
Embedded
Mid-Level Software Engineer
In-Person
5,000+ Employees
8+ years of experience
AI

Description For Silicon SoC Design/Integration Engineer, TPU, Google Cloud

Google is seeking a Silicon SoC Design/Integration Engineer for their TPU (Tensor Processing Unit) team within Google Cloud. This role focuses on shaping the future of AI/ML hardware acceleration through cutting-edge TPU technology that powers Google's most demanding AI/ML applications. The position involves working with custom silicon solutions for TPU development, requiring expertise in ASIC development, design verification, and SoC integration.

The role is integral to developing ASICs that accelerate machine learning computation in data centers. You'll collaborate with cross-functional teams in architecture, verification, power and performance, and physical design to deliver high-quality designs for next-generation data center accelerators. The position requires innovative problem-solving skills in micro-architecture and logic solutions, with a focus on optimizing complexity, performance, power, and area.

As part of Google's Technical Infrastructure team, you'll contribute to the architecture that supports Google's entire product portfolio. The team is responsible for developing and maintaining data centers and building next-generation Google platforms. The role offers the opportunity to work on cutting-edge technology while being part of a team that ensures Google's users have the best and fastest experience possible.

This position combines deep technical expertise in hardware design with the excitement of working on AI/ML infrastructure at scale. It's an opportunity to impact the future of machine learning acceleration while working with some of the most advanced computing systems in the industry.

Last updated 10 minutes ago

Responsibilities For Silicon SoC Design/Integration Engineer, TPU, Google Cloud

  • Own microarchitecture, implementation, and integration of SoC Chassis and subsystems
  • Perform quality check flows (e.g., Lint, CDC, RDC, VCLP)
  • Drive design methodology, libraries, debug, code review in coordination with other IPs Design Verification (DV) teams and physical design teams
  • Identify and drive power, performance, and area improvements for the domains owned

Requirements For Silicon SoC Design/Integration Engineer, TPU, Google Cloud

Python
  • Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, a related field, or equivalent practical experience
  • 8 years of experience in ASIC development with Verilog/SystemVerilog, VHDL
  • Experience in ASIC design verification, synthesis, timing/power analysis, and Design for Testing (DFT)
  • Experience in one or more SoC integration domains and flows (e.g., clocking, debug, fabrics, security, or low power methodologies)

Benefits For Silicon SoC Design/Integration Engineer, TPU, Google Cloud

Medical Insurance
Vision Insurance
Dental Insurance
Parental Leave
  • Equal employment opportunity
  • Inclusive work environment
  • Comprehensive medical benefits
  • Parental leave
  • Accommodation for special needs

Interested in this job?

Jobs Related To Google Silicon SoC Design/Integration Engineer, TPU, Google Cloud

Software Engineering III, Embedded

Software Engineering III position at Google focusing on embedded systems, kernel development, and networking infrastructure in Bengaluru, India.

Manufacturing Test Engineer, Electronic Product Manufacturing

Manufacturing Test Engineer position at Google focusing on automated testing and quality assurance for electronic products.

Layout Design Engineer, Silicon

Layout Design Engineer position at Google focusing on custom silicon solutions and memory array design using cutting-edge 3nm technology.

SoC and IP Design Engineer, Google Cloud

SoC and IP Design Engineer position at Google Cloud, focusing on custom silicon solutions and hardware infrastructure development.

ASIC Design for Testability Engineer, Silicon

ASIC Design for Testability Engineer position at Google, focusing on silicon development and testing for consumer products.