Fabric IP Design Engineer

Microsoft ships tens of millions of hardware products every year, including the Xbox, Surface devices, HoloLens, accessories, and much more.
$98,300 - $208,800
Embedded
Staff Software Engineer
Hybrid
5,000+ Employees
5+ years of experience
AI · Enterprise SaaS

Description For Fabric IP Design Engineer

Microsoft's hardware teams incubate advanced technologies and build deep partnerships with internal research, product planning, and marketing teams. We are looking for a Fabric IP Design Engineer to join the Cloud Compute Development Organization's IP development team. This role involves micro-architecture implementation, RTL Coding, IP integration, Circuit Design, and design quality assurance for custom silicon projects.

Key responsibilities include:

  • Developing advanced components of the memory sub-system
  • Owning multiple blocks within a complex, coherent fabric and bridge IP
  • Managing all aspects of the design flow including RTL coding, Lint, CDC, timing closure, etc.
  • Collaborating with team members to define interfaces and make optimal design choices
  • Working with verification teams to develop test plans and ensure functional correctness
  • Interfacing with performance modeling, physical design, design for test, and other teams to optimize tradeoffs

Required Qualifications:

  • 5+ years of related technical engineering experience OR
  • Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 2+ years technical engineering experience or internship experience OR
  • Master's degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 1+ year(s) technical engineering experience or internship experience
  • Knowledge of the logic design flow including RTL coding, RTL simulation, synthesis, timing constraints, timing closure

Preferred Qualifications:

  • Knowledge of front-end tools (Verilog simulators, Connectivity tools, CDC checkers, low power static checkers, linting, etc)
  • Experience in Computer Architecture, Digital Design, CPU/SoC design principles
  • Experience with design clock crossings and power/UPF
  • Ability to write scripts using Perl, Tcl, Python etc.
  • Experience in building and integrating IPs such as protocol bridges, PCIe, cache controllers, memory controllers, DDR, security engines
  • Experience in building functional fabrics using Coherent and Non-Coherent protocols
  • Familiarity with industry standard interface protocols such as AXI or CHI
  • Familiarity with Synthesis and STA tools
  • Good verbal and written communication skills

Microsoft offers industry-leading healthcare, educational resources, discounts on products and services, savings and investments, maternity and paternity leave, generous time away, giving programs, and opportunities to network and connect.

Last updated a day ago

Responsibilities For Fabric IP Design Engineer

  • Develop advanced components of the memory sub-system
  • Own multiple blocks within complex, coherent fabric and bridge IP
  • Manage all aspects of design flow (RTL coding, Lint, CDC, timing closure)
  • Collaborate with team members on interfaces and design choices
  • Work with verification teams on test plans and functional correctness
  • Interface with various teams to optimize tradeoffs

Requirements For Fabric IP Design Engineer

Python
  • 5+ years of related technical engineering experience or equivalent education
  • Knowledge of logic design flow including RTL coding, simulation, synthesis, timing constraints, and closure
  • Ability to meet Microsoft, customer and/or government security screening requirements

Benefits For Fabric IP Design Engineer

Medical Insurance
Education Budget
Parental Leave
  • Industry leading healthcare
  • Educational resources
  • Discounts on products and services
  • Savings and investments
  • Maternity and paternity leave
  • Generous time away
  • Giving programs
  • Opportunities to network and connect

Interested in this job?

Jobs Related To Microsoft Fabric IP Design Engineer

Cellular SoC Silicon Validation Engineering Program Manager

Apple seeks a Cellular SoC Silicon Validation Engineering Program Manager to lead groundbreaking cellular chipset development.

DFT Staff Engineer

DFT Staff Engineer role at Broadcom, working on SoC DFT activities in the ASIC Product Division.

Design Implement Staff

Broadcom seeks a Design Implement Staff for ASIC/Layout Design with 8+ years experience in Shanghai, China.

Staff Software Engineer, Pixel Graphics System Software

Staff Software Engineer role at Google for Pixel Graphics System Software, focusing on GPU technologies and embedded systems.