High-Speed IO Engineer

World leader in accelerated computing, pioneering AI and digital twins technology.
$136,000 - $264,500
Embedded
Senior Software Engineer
Hybrid
5,000+ Employees
5+ years of experience
AI · Automotive · Gaming

Description For High-Speed IO Engineer

NVIDIA, a global leader in accelerated computing and AI technology, is seeking a Senior High-Speed IO Engineer to join their High-Speed Interconnect (HSIC) team. This role presents an exciting opportunity to work on cutting-edge technology that powers everything from artificial intelligence to consumer graphics and self-driving cars.

The position focuses on developing and optimizing next-generation high-speed interconnects like NVLink and NVLink-C2C, requiring deep expertise in hardware engineering and system architecture. As a High-Speed IO Engineer, you'll be responsible for silicon bringup, validation, and debugging of NVIDIA's multiple HSIOs, while also working on performance optimization and power management.

The ideal candidate brings 5+ years of experience in HSIO design and validation, with a strong foundation in electrical engineering fundamentals. You'll be working with state-of-the-art technology in a collaborative environment, directly impacting NVIDIA's product lines across multiple domains.

This role offers competitive compensation, with a base salary range of $136,000 to $264,500 USD, plus equity and comprehensive benefits. You'll be joining a company known for continuous innovation, having revolutionized parallel computing and modern AI through GPU technology. NVIDIA's commitment to fostering a diverse work environment and focus on tackling challenging technical problems makes this an ideal opportunity for engineers passionate about pushing the boundaries of high-speed interconnect technology.

Working in NVIDIA's Santa Clara office in a hybrid arrangement, you'll be part of a team that's driving the future of computing technology. The position offers significant growth potential and the chance to work on projects that have real-world impact across various industries, from datacenter solutions to autonomous vehicles.

Last updated 14 hours ago

Responsibilities For High-Speed IO Engineer

  • Silicon bringup, validation, and debug NVIDIA's multiple HSIOs, including NVLink and NVLink-C2C
  • Profiling HSIO workloads on key use cases such as MLPerf on single and multi-node Datacenter products
  • Investigate HSIO power features, datapath analysis, and electrical for next generation products
  • Power feature characterization and tuning for key use cases, balancing performance and power

Requirements For High-Speed IO Engineer

  • BS or MS degree in EE/CE or equivalent experience
  • 5+ years working on bringup, validation, or design of HSIOs
  • Experience with HSIOs like PCIE or chip-to-chip interconnects
  • Understanding of HSIO power management
  • Understanding of firmware/driver structures and their interaction with Hardware
  • Strong EE fundamentals, knowledge in computer architecture
  • Knowledge of high speed interfaces, timing analysis, process variations
  • Ability to work in a collaborative environment

Benefits For High-Speed IO Engineer

Equity
  • Equity
  • Competitive Benefits Package

Interested in this job?

Jobs Related To NVIDIA High-Speed IO Engineer

Senior System Verification Engineer

Senior System Verification Engineer role at NVIDIA focusing on GPU and SOC emulation, requiring expertise in verification techniques and protocols.

Senior System Performance and Power Engineer

Senior System Performance and Power Engineer role at NVIDIA focusing on silicon and system level feature development and optimization.

Senior Server Firmware Bringup Engineer

Senior Server Firmware Bringup Engineer position at NVIDIA focusing on UEFI development and server architecture for GPU-based AI servers.

Senior Design Engineer

Senior Design Engineer role at NVIDIA focusing on SoC and GPU architecture, design and verification for automotive and gaming console chips.

Senior Mask Design Engineer - Hardware

Senior Mask Design Engineer position at NVIDIA focusing on physical layout for mixed-signal functions and VLSI product integration.