Physical Design Backend Engineer

World leader in accelerated computing, pioneering AI and digital twins technology transforming major industries.
Backend
Senior Software Engineer
In-Person
AI · Enterprise SaaS

Description For Physical Design Backend Engineer

NVIDIA is seeking exceptional Physical Design Engineers to join their Networking Silicon engineering team. This role focuses on developing industry-leading high-speed communication devices that deliver maximum throughput and minimal latency. As a Physical Design Backend Engineer, you'll be instrumental in designing groundbreaking chips in a professional, growth-oriented environment.

The position involves complex physical design work, including block design under challenging constraints, handling high cell count and HS blocks, and resolving intricate timing and congestion issues. You'll work with RTL2GDS development, covering synthesis, power distribution, routing, and verification.

NVIDIA, as the world leader in accelerated computing, offers an environment where you can make significant impact in a technology-focused company. They're pioneering work in AI and digital twins is transforming major industries worldwide. The role requires strong technical expertise in physical design flows, verification methodologies, and EDA tools.

The ideal candidate will have advanced education in Electrical or Computer Engineering, combined with deep understanding of physical design principles. You'll join a team of forward-thinking professionals working on cutting-edge technology, with the opportunity to contribute to industry-leading innovations in chip design.

This position offers the chance to work with some of the most advanced technology in semiconductor design, while being part of a highly professional team that values innovation and technical excellence. If you're passionate about physical design and want to be part of developing next-generation communication devices, this role at NVIDIA presents an excellent opportunity for career growth and technical challenge.

Last updated 3 days ago

Responsibilities For Physical Design Backend Engineer

  • Physical design of blocks according to specifications under challenging constraints targeting for best power, area, and performance
  • Work on variety of challenging designs including high cell count and HS blocks
  • Resolve complex timing and congestion problems
  • Handle RTL2GDS development including synthesis, power and clock distribution, place and route, timing closure, power and noise analysis, and physical verification
  • Participate in flows development

Requirements For Physical Design Backend Engineer

  • B.SC./M.SC. in Electrical Engineering/Computer Engineering or equivalent experience
  • Knowledge in physical design flows and methodologies (PNR, STA, physical verification)
  • Deep understanding of all aspects of Physical construction and Integration
  • Knowledge in Physical Design Verification methodology LVS/DRC
  • Familiarity with physical design EDA tools (Synopsys, Cadence, etc.)
  • Great teammate

Interested in this job?

Jobs Related To NVIDIA Physical Design Backend Engineer

Senior Automation Engineer - Networking

Senior Automation Engineer role at NVIDIA focusing on cloud infrastructure automation, offering competitive salary and opportunity to work with cutting-edge technology.

Senior Full Stack Engineer, LLM Applications

Senior Full Stack Engineer position at NVIDIA focusing on LLM Applications and AI-based development tools, requiring 8+ years of experience in full-stack development.

Senior Synthesis Flow CAD Engineer

Senior Synthesis Flow CAD Engineer role at NVIDIA, focusing on chip design methodology and automated flow development with competitive compensation and benefits.

Senior Software Engineer - Data Center Rack and Power Management Engineering

Senior Software Engineer position at NVIDIA focusing on data center rack and power management engineering for AI infrastructure.

Senior HPC Performance Engineer

Senior HPC Performance Engineer role at NVIDIA focusing on optimizing GPU communication libraries for large-scale deep learning and HPC applications.