Security Firmware Engineer – AI Datacenter Systems

World leader in accelerated computing, pioneering AI and digital twins technology.
$120,000 - $230,000
Embedded
Senior Software Engineer
Hybrid
4+ years of experience
AI · Enterprise SaaS

Description For Security Firmware Engineer – AI Datacenter Systems

NVIDIA, the world leader in accelerated computing, is seeking a Security Firmware Engineer for their AI Datacenter Systems team. This role focuses on securing the management plane for NVIDIA's Data Center Systems, including HGX, DGX, and MGX platforms.

The position offers an opportunity to work at the forefront of AI and high-performance computing, developing security solutions for critical datacenter infrastructure. You'll be responsible for designing and implementing firmware security features, working with cutting-edge technologies including ARM and RISC-V architectures, and contributing to innovative security solutions.

The ideal candidate will bring strong firmware development experience, particularly in C/C++ programming, with knowledge of security fundamentals and modern server architectures. Experience with Root of Trust systems, cryptographic implementations, and secure boot processes is highly valued. The role offers exposure to advanced technologies like ARM TrustZone, OP-TEE, and TCG DICE.

NVIDIA provides a competitive compensation package, including a base salary range of $120,000-$230,000, equity, and comprehensive benefits. The company is known for its innovative culture and commitment to pushing technological boundaries in AI and accelerated computing. This role offers the opportunity to work with some of the industry's brightest minds while contributing to the security of next-generation AI infrastructure.

The position combines technical depth with collaborative teamwork, requiring both strong engineering skills and the ability to work effectively across hardware, software, and business teams. NVIDIA's commitment to diversity and inclusion makes it an attractive workplace for professionals from all backgrounds.

Last updated a month ago

Responsibilities For Security Firmware Engineer – AI Datacenter Systems

  • Designing, developing, and testing firmware to secure AI Data Center Systems
  • Designing, implementing, and delivering security innovations for AI Data Center Systems
  • Collaborating with hardware, software, and business teams to transform new firmware features from idea to reality

Requirements For Security Firmware Engineer – AI Datacenter Systems

Rust
Linux
  • BS or MS degree in Computer Engineering, Computer Science, or related degree
  • 4+ years of meaningful software and firmware engineering experience
  • Excellent C/C++ programming and low-level firmware development experience
  • Experience with software development lifecycle standard methodologies
  • Effective written and verbal communication skills
  • Ability to work collaboratively and remotely with others

Benefits For Security Firmware Engineer – AI Datacenter Systems

Equity
  • Equity

Interested in this job?

Jobs Related To NVIDIA Security Firmware Engineer – AI Datacenter Systems

Senior Firmware PHY Verification Engineer

Senior Firmware PHY Verification Engineer role at NVIDIA, focusing on firmware verification, networking features, and automation with C/C++ and Linux expertise required.

Senior System Level Product Engineer

Senior System Level Product Engineer role at NVIDIA, focusing on post-silicon validation and system level testing for industry-leading GPU and SOC products.

Senior Firmware Engineer - Embedded Controller

Senior Firmware Engineer position at NVIDIA focusing on embedded controller development, requiring 5+ years experience in firmware development and strong programming skills.

Senior Power and Thermal Engineer

Senior Power and Thermal Engineer role at NVIDIA focusing on next-generation power management solutions and system architecture optimization.

Senior Silicon Low Power Development Engineer

Senior Silicon Low Power Development Engineer role at NVIDIA, focusing on developing and architecting power-saving features for silicon and system-level implementations.