Senior CPU Implementation Methodology Engineer

NVIDIA is the world leader in accelerated computing, pioneering GPU technology and AI solutions.
$128,000 - $258,750
Backend
Senior Software Engineer
In-Person
5,000+ Employees
6+ years of experience
AI · Hardware

Description For Senior CPU Implementation Methodology Engineer

NVIDIA, a global leader in accelerated computing and AI technology, is seeking a Senior CPU Implementation Methodology Engineer to join their VLSI team. This role combines cutting-edge CPU design with innovative methodology development, offering a unique opportunity to shape the future of hardware design.

The position involves working with industry-leading CPU designs, focusing on front-end design implementation methodologies, including synthesis and formal-equivalence-checking. You'll be at the forefront of developing and implementing new methodologies that enhance NVIDIA's CPU design processes, directly impacting the company's technological advancement.

As a senior engineer, you'll collaborate with cross-functional teams, including logic designers, physical designers, and EDA vendors, to optimize power, performance, and area (PPA) metrics. Your expertise in EDA tools and CPU design implementation will be crucial in driving innovation and solving complex technical challenges.

NVIDIA's legacy in GPU technology and their recent advances in AI and deep learning make this an exciting opportunity for someone passionate about pushing the boundaries of computing technology. The company offers competitive compensation, including equity, and the chance to work on projects that significantly impact the technology industry.

The ideal candidate will bring strong technical expertise in CPU design implementation, excellent problem-solving abilities, and the collaborative spirit needed to thrive in NVIDIA's dynamic environment. This role offers the perfect blend of technical challenge and career growth opportunity in one of technology's most innovative companies.

Last updated a day ago

Responsibilities For Senior CPU Implementation Methodology Engineer

  • Responsible for front-end design implementation methodologies
  • Generate new ideas and implement flows/methodologies for CPU designs
  • Improve PPA (power, performance and area) on CPU designs
  • Provide support for EDA tools and flows
  • Collaborate with logic designers, physical designers and EDA vendors

Requirements For Senior CPU Implementation Methodology Engineer

Python
  • BS or MS (or equivalent experience)
  • 6+ years of CPU design implementation experience
  • Deep understanding of logic optimization techniques
  • Power user of synthesis and/or place and route EDA tools from Synopsys (DC/FC), Cadence (Genus/Innovus)
  • Strong understanding of physical design implementation
  • Good debugging and problem-solving skills
  • Strong interpersonal skills

Benefits For Senior CPU Implementation Methodology Engineer

Equity
  • Equity

Interested in this job?

Jobs Related To NVIDIA Senior CPU Implementation Methodology Engineer

CAD Layout Design Engineer

Senior CAD Layout Design Engineer position at NVIDIA, focusing on layout methodology and digital IP creation, requiring 5+ years of experience in SRAM/Analog layout design.

Senior Performance Software Engineer

Senior Performance Software Engineer role at NVIDIA focusing on optimizing GPU application stack performance in hypervisor environments, offering competitive compensation and opportunity to work with cutting-edge AI technology.

Senior Software Engineer - Data Center Rack and Power Management Engineering

Senior Software Engineer position at NVIDIA focusing on data center rack and power management engineering for AI infrastructure.

Senior ASIC Physical Design Engineer, Netlisting

Senior ASIC Physical Design Engineer position at NVIDIA, focusing on netlisting and physical design of high-performance processors with competitive compensation and equity benefits.

Physical Design Backend Engineer

Senior Physical Design Backend Engineer position at NVIDIA, focusing on developing high-speed communication devices and chip design with emphasis on power, area, and performance optimization.