Senior Mask Layout Design Engineer

NVIDIA is the world leader in accelerated computing, pioneering solutions for challenges no one else can solve.
Hsinchu, Hsinchu City, TaiwanTaipei City, Taiwan
Embedded
Senior Software Engineer
In-Person
5,000+ Employees
5+ years of experience
AI · Enterprise SaaS

Description For Senior Mask Layout Design Engineer

NVIDIA, a pioneer in GPU technology and AI innovation, is seeking a Senior Mask Layout Design Engineer to join their dynamic team. This role is crucial in the development of high-speed mixed-signal circuit designs, contributing to NVIDIA's continuous evolution in the tech industry.

As a Senior Mask Layout Design Engineer, you will be responsible for:

  1. Performing physical layout for mixed-signal functions like PLL's, high-speed SerDes, Analog to Digital converters, and ESD structures in groundbreaking sub-micron CMOS technologies using Cadence tools.
  2. Collaborating with ASIC and mixed-signal engineers to customize designs for integration in VLSI products.
  3. Participating in floor planning, custom layout, and verifying against design rules and schematics.

The ideal candidate should have:

  • A BSEE or equivalent experience
  • Minimum of 5+ years of validated experience in Mask and Layout Design
  • Deep understanding of analog circuit layout concepts in submicron CMOS technologies
  • Expertise with Cadence custom circuit design tools, particularly Virtuoso
  • Experience with verification tools such as Dracula, Hercules, Calibre, and Primeyield
  • Strong teamwork and interpersonal skills
  • Proficiency in scripting languages like Perl, Python, and SKILL
  • Knowledge of DRC and LVS checking flows, with the ability to customize decks

This role offers an exciting opportunity to work at the forefront of GPU and AI technology, contributing to NVIDIA's mission of amplifying human creativity and intelligence. Join a company that values diversity and constantly pushes the boundaries of innovation in the tech industry.

Last updated 3 months ago

Responsibilities For Senior Mask Layout Design Engineer

  • Perform physical layout for mixed-signal functions using Cadence tools
  • Collaborate with ASIC and mixed-signal engineers to customize designs
  • Participate in floor planning, custom layout, and design rule verification

Requirements For Senior Mask Layout Design Engineer

Python
  • BSEE or equivalent experience
  • Minimum of 5+ years validated experience in Mask and Layout Design
  • Deep understanding of analog circuit layout concepts in submicron CMOS technologies
  • Expertise with Cadence custom circuit design tools, particularly Virtuoso
  • Experience with verification tools (Dracula, Hercules, Calibre, Primeyield)
  • Strong teamwork and interpersonal skills
  • Proficiency in scripting languages (Perl, Python, SKILL)
  • Knowledge of DRC and LVS checking flows, ability to customize decks

Benefits For Senior Mask Layout Design Engineer

  • Equal opportunity employer

Interested in this job?

Jobs Related To NVIDIA Senior Mask Layout Design Engineer

Senior Tegra System Performance Architect

Senior Tegra System Performance Architect role at NVIDIA, focusing on next-gen SoC architecture for AI and autonomous vehicles, offering competitive compensation and innovative work environment.

Senior ASIC Verification Engineer

Senior ASIC Verification Engineer role at NVIDIA, focusing on verifying design and implementation of world-leading SoCs and GPUs for AI and autonomous vehicles.

Senior Systems Software Engineer, Simulation

Senior Systems Software Engineer position at NVIDIA focusing on simulation and autonomous vehicle development, requiring 6+ years of experience and offering competitive compensation.

Senior System Software Engineer Platform - OpenBMC

Senior System Software Engineer role at NVIDIA focusing on OpenBMC firmware development and implementation for GPU Server platforms.

Senior Post Silicon Hardware Engineer

Senior Post Silicon Hardware Engineer role at NVIDIA, developing and validating system-level features for cutting-edge GPU and AI technologies.