Senior Physical Design Methodology Engineer, Innovus Flows

NVIDIA is the world leader in accelerated computing, pioneering AI and digital twins technology.
$168,000 - $310,500
Backend
Senior Software Engineer
In-Person
5,000+ Employees
7+ years of experience
AI · Gaming · AR/VR

Description For Senior Physical Design Methodology Engineer, Innovus Flows

NVIDIA, a global leader in accelerated computing and AI technology, is seeking a Senior Physical Design Methodology Engineer for their Innovus Flows team. This role combines cutting-edge technology in GPU, CPU, and SOC design with innovative methodologies for physical design implementation. The position offers an opportunity to work on groundbreaking problems in gaming, virtual reality, and artificial intelligence alongside industry experts.

The role involves developing advanced methodologies for physical design, with a focus on improving Power, Performance, and Area (PPA) metrics in advanced technology nodes. You'll be working with state-of-the-art tools and technologies, particularly Innovus-based flows, and will have the opportunity to influence the future of hardware design methodology.

NVIDIA offers a competitive compensation package with a base salary range of $168,000 to $310,500, plus equity and comprehensive benefits. The company has a strong track record of innovation, having invented the GPU in 1999 and continuing to push boundaries in AI and parallel computing.

The ideal candidate will bring extensive experience in physical design engineering, strong technical expertise in areas such as clock tree synthesis, timing analysis, and power optimization, and the ability to work with cross-functional teams to drive improvements in tool methodologies. This is an excellent opportunity for someone passionate about advanced technology and looking to make an impact in a company that's at the forefront of AI and computing innovation.

Last updated 5 days ago

Responsibilities For Senior Physical Design Methodology Engineer, Innovus Flows

  • Developing innovative physical design methodologies for implementation of GPU, CPU and SOCs
  • Develop flows for advanced place and route methods, floorplanning and chip assembly
  • Work with internal and external partners to drive tool and methodology improvements
  • Focus on PPA (Power, Performance, Area) and runtime improvement

Requirements For Senior Physical Design Methodology Engineer, Innovus Flows

Python
Linux
  • MS in Electrical or Computer Engineering (or equivalent experience)
  • Minimum 7 years' experience in Physical Design Engineering
  • Strong understanding of physical design optimization and routing methodologies
  • Solid background in advanced Clock tree synthesis methods
  • Strong background in STA, extraction, timing and RC correlation
  • Understanding of power intent files and FSDB/SAIFs
  • Experience with power distribution networks
  • Expertise in industry standard EDA tools
  • Proficiency in TCL, Perl, Python, and C++

Benefits For Senior Physical Design Methodology Engineer, Innovus Flows

Equity
  • Equity
  • Benefits package offered

Interested in this job?

Jobs Related To NVIDIA Senior Physical Design Methodology Engineer, Innovus Flows

Senior Physical Design Methodology Engineer, PPA Fusion Compiler

Senior Physical Design Methodology Engineer position at NVIDIA, focusing on developing efficient methodologies for graphics processors and SOCs implementation.

Senior Platform Software Engineer, PCIe

Senior Platform Software Engineer position at NVIDIA focusing on PCIe architecture and GPU-based AI server development.

Senior Software Engineer – Simulation and Virtualization

Senior Software Engineer role at NVIDIA focusing on simulation and virtualization for DGX Server platforms, offering competitive salary and benefits.

Senior Synthesis Flow CAD Engineer

Senior Synthesis Flow CAD Engineer position at NVIDIA focusing on chip design methodology and automated design flows.

Senior ASIC Timing Engineer

Senior ASIC Timing Engineer position at NVIDIA, focusing on physical design and timing of high-frequency DPUs and SoCs, offering competitive compensation and benefits.