Senior Test Design Methodology Engineer
Description For Senior Test Design Methodology Engineer
NVIDIA, the industry leader in high performance computing, gaming and AI, is seeking a Senior Test Design Methodology Engineer to join their Silicon Solutions Group (SSG). This role sits at the intersection of design, architecture, marketing and productization, working on groundbreaking solutions for Gaming, Datacenters, Servers, Automotive and Embedded markets. The position involves creating new testability features and validation methodologies to optimize NVIDIA's chips. The ideal candidate will have strong experience in manufacturing and testing of hardware components, with expertise in DPPM optimization and test coverage design. This role offers the opportunity to work with cutting-edge technology and contribute to innovative solutions that push the boundaries of what's possible in the semiconductor industry. The position requires collaboration across multiple teams and involves both technical expertise and strategic thinking in test methodology development.
Responsibilities For Senior Test Design Methodology Engineer
- Create processes to improve quality/coverage KPIs in production screen flows
- Develop creative binning solutions for performance optimization
- Design manufacturable test flow and factory requirements
- Craft test strategies for new features
- Develop Silicon and System/SW features to control power and thermal needs
- Partner with test engineering and operations teams
Requirements For Senior Test Design Methodology Engineer
- MS with 5+ years of experience in EE, CE, CS, Systems Engineering
- Rich experience in manufacturing and production testing of chips, boards, and systems
- Knowledge of DPPM optimization and test coverage design
- Excellent problem solving, collaborative, and interpersonal skills
- Deep understanding of product binning methods and optimization techniques
- Understanding of DPPM needs and flow through entire screening process
Jobs Related To NVIDIA Senior Test Design Methodology Engineer
