Analog-Mixed-Signal IP Design Engineer

A technology company specializing in analog mixed-signal IP and semiconductor solutions for Snapdragon SoC products.
Cork, Ireland
Backend
Senior Software Engineer
In-Person
5+ years of experience
Enterprise SaaS

Description For Analog-Mixed-Signal IP Design Engineer

Qualcomm's Analog Mixed-Signal IP (MSIP) team is seeking talented engineers to work on cutting-edge analog/mixed-signal designs for next-generation technology. The role focuses on developing DLL/PLL, Rx/Tx IO blocks, and high-frequency circuits for DDR and Chip-to-Chip PHY systems using advanced FinFET and Gate-All-Around process technologies at 3nm and beyond. Based in Cork, Ireland's second-largest economic hub, the position offers an excellent opportunity to work with a growing team on Snapdragon SoC products. The role combines technical expertise in analog design with collaborative teamwork, offering comprehensive benefits and professional growth opportunities. Cork provides an excellent quality of life, with access to international destinations and a diverse, welcoming community. The position requires expertise in high-speed wireline design, SPICE simulation, and custom layout techniques, making it ideal for experienced engineers looking to work on innovative semiconductor solutions.

Last updated 6 hours ago

Responsibilities For Analog-Mixed-Signal IP Design Engineer

  • Architecture, design and development of mixed-signal circuits for LPDDR5/6 and next-generation Chip-to-Chip PHY systems
  • Custom blocks include high-speed Rx/Tx, clock distribution, clocking delay elements (DLL/PLL), references blocks and band-gap circuits
  • Custom schematic capture, SPICE analysis and exhaustive pre-silicon validation
  • Post-silicon bringup support and system enablement
  • Working closely with the Analog Mask Layout and Physical Design teams
  • Power Delivery and Signal & Power integrity Analysis

Requirements For Analog-Mixed-Signal IP Design Engineer

  • Master's or Ph.D. degree in Science, Engineering, or related field
  • 5+ years of transistor level analog mixed-signal design experience
  • Experience in SPICE simulators and schematic capture tools
  • Experience in designing op-amps, bandgaps, differential amplifiers, VCO, PLL, DLL
  • Experience in high-speed SerDes, DDR or IO block level designs
  • Understanding of signal integrity in high-speed wireline design
  • Scripting to automate circuit design and verification work
  • Full-custom analog layout techniques
  • Excellent communication skills

Benefits For Analog-Mixed-Signal IP Design Engineer

Medical Insurance
Dental Insurance
Vision Insurance
Mental Health Assistance
Parental Leave
Education Budget
Equity
Relocation Benefits
  • Salary, stock and performance related bonus
  • Maternity/Paternity Leave
  • Employee stock purchase scheme
  • Matching pension scheme
  • Education Assistance
  • Relocation and immigration support
  • Life, Medical, Income and Travel Insurance
  • Subsidised memberships for physical and mental well-being
  • Bicycle purchase scheme
  • Employee run clubs

Interested in this job?

Jobs Related To QT Technologies Ireland Limited Analog-Mixed-Signal IP Design Engineer

Physical Design Engineer - Cork, Ireland (Evergreen)

Senior Physical Design Engineer position at QT Technologies Ireland focusing on next-generation Snapdragon SOCs implementation.

Senior STA CAD Engineer - Cork, Ireland

Senior STA CAD Engineer position at Qualcomm Cork focusing on RTL to GDSII flows and timing analysis for advanced SOCs.

Senior Python/Full Stack Developer, Senior

Senior Python/Full Stack Developer position at QT Technologies Ireland, focusing on semiconductor and GPU technology development with comprehensive benefits and growth opportunities.

IT Software Developer, Senior - Cork, Ireland

Senior IT Software Developer position focused on developing custom IDE plugins and collaborating with global teams.

L1/L2 Cache Verification Engineer

Senior L1/L2 Cache Verification Engineer position focusing on developing and implementing complex verification environments using UVM methodology.