Qualcomm India Private Limited is seeking a talented ASIC RTL Design Engineer to join their team working on cutting-edge AI/ML systems. This role offers an exciting opportunity to work at the intersection of hardware design and artificial intelligence, focusing on developing sophisticated RTL implementations for Turing/AI ML systems.
The position involves close collaboration with product definition and architecture teams to develop implementation strategies that meet critical Performance, Power, Area, and Schedule (PPAS) goals. You'll be responsible for defining various aspects of block-level design, including interfaces, clocking, transaction flow, and pipeline optimization, while maintaining a strong focus on power efficiency.
As a senior member of the team, you'll lead RTL coding efforts for subsystem/SOC integration, oversee function/performance simulation debugging, and drive quality assurance through Lint/CDC/FV/UPF checks. The role requires expertise in developing assertions for white-box testing coverage and working closely with stakeholders to ensure optimal collateral quality.
The ideal candidate should possess strong knowledge of low-power microarchitecture techniques, AI/ML systems, and computer system architecture. Experience with Verilog/System Verilog, simulation tools, and a deep understanding of NoC Design are essential. You'll be working in a collaborative environment that values innovation and technical excellence, with opportunities to contribute to groundbreaking developments in AI hardware design.
Qualcomm offers comprehensive benefits including world-class health coverage, financial planning support, wellbeing programs, and continuous learning opportunities. Join us to be part of a team that's pushing the boundaries of what's possible in AI and hardware design, while working alongside some of the industry's leading experts in a supportive and inclusive culture.