SOC Infrastructure IP System HW Architect

Qualcomm is a company of inventors that unlocked 5G, ushering in an age of rapid acceleration in connectivity and new possibilities that will transform industries, create jobs, and enrich lives.
Hillsboro, OR, USA
$211,900 - $317,900
Backend
Staff Software Engineer
In-Person
5,000+ Employees
8+ years of experience
AI

Description For SOC Infrastructure IP System HW Architect

Qualcomm is a company of inventors that unlocked 5G ushering in an age of rapid acceleration in connectivity and new possibilities that will transform industries, create jobs, and enrich lives. But this is just the beginning. It takes inventive minds with diverse skills, backgrounds, and cultures to transform 5Gs potential into world-changing technologies and products. This is the Invention Age - and this is where you come in.

The infrastructure IP Team consists of a multi-disciplinary group involved in the definition and design of Platform infrastructure HW components such as Interconnect (NOC), System Cache, Memory controllers and System MMU that are implemented in all Qualcomm SoCs. This position primarily involves defining HW architecture for the next generation of SOC Infra HW IPs with ARM Architecture enabled and beyond. The ideal candidate should demonstrate the ability to define HW architectures based on Product Requirements and HW-SW interfaces that are SW developer friendly. It requires deep understanding of HW architecture, HW-&-SW feature trade-off, and the complete silicon HW end-2-end design flow. This is a challenging position, defining and driving our most innovative technologies.

Skills/Experience: • Strong knowledge in industry standard Interconnect Protocol and IO Devices Protocol • Strong knowledge and hands-on experience with split multi-die / chiplet architectures and Die-to-Die, Chip-to-Chip Links. • Strong knowledge in SOC and Infrastructure IP (NOC, SMMU, Caches) HW architecture • Strong knowledge in Quality of Service, Clocks, Power management, Security and Debug architectures and their respective software interfaces • Good knowledge in HW-SW interfaces and firmware • Experience with Performance modeling and validation • Experience with RTL design and complete design flow • Ability to quickly react and adapt to changes. • Excellent communication skills.

Preferred Qualifications: • Strong knowledge in SOC infrastructure IP (NOC, Caches, SMMU, Memory Controller, Interrupt Handler) • Strong knowledge in Platform System Architecture (example : ARM or X86 or RISC-V ) • Strong experience with industry standards (PCIe, CXL, USB, UFS, MIPI, UCIe,…) • Strong knowledge in ARM Advanced Technology in the area of Security, RAS, MPAM, Memory Tagging, etc. • Strong knowledge in HW-SW interfaces, APIs & firmware • Experience in Data Science, Machine Learning is a plus • Experience in Functional Safety is a plus

Minimum Qualifications: • Bachelor's degree in Electrical Engineering, Computer Science, or related field and 8+ years of Systems Engineering or related work experience. OR Master's degree in Electrical Engineering, Computer Science, or related field and 7+ years of Systems Engineering or related work experience. OR PhD in Electrical Engineering, Computer Science, or related field and 6+ years of Systems Engineering or related work experience. • 2+ years of experience in one or more system architecture technology areas and products (e.g., Power System, Shared Resource Management, Limits/Thermal Management, Hardware Islands).

Last updated 3 days ago

Responsibilities For SOC Infrastructure IP System HW Architect

  • Define HW architecture for the next generation of SOC Infra HW IPs with ARM Architecture enabled and beyond
  • Design Platform infrastructure HW components such as Interconnect (NOC), System Cache, Memory controllers and System MMU
  • Define HW architectures based on Product Requirements and HW-SW interfaces
  • Perform HW-&-SW feature trade-off analysis
  • Work on the complete silicon HW end-2-end design flow
  • Drive innovative technologies in SOC infrastructure

Requirements For SOC Infrastructure IP System HW Architect

Java
Python
  • Bachelor's, Master's, or PhD in Electrical Engineering, Computer Science, or related field
  • 8+ years of Systems Engineering or related work experience (7+ for Master's, 6+ for PhD)
  • 2+ years of experience in system architecture technology areas and products
  • Strong knowledge in industry standard Interconnect Protocol and IO Devices Protocol
  • Experience with split multi-die / chiplet architectures and Die-to-Die, Chip-to-Chip Links
  • Strong knowledge in SOC and Infrastructure IP (NOC, SMMU, Caches) HW architecture
  • Knowledge in Quality of Service, Clocks, Power management, Security and Debug architectures
  • Experience with Performance modeling and validation
  • Experience with RTL design and complete design flow
  • Excellent communication skills

Benefits For SOC Infrastructure IP System HW Architect

  • World-class health benefit option for employees and eligible dependents
  • Financial programs to help build and prepare for a secure future
  • Self and family resources for emotional/mental strength and resilience
  • Wellbeing programs to support employees in living and working well

Interested in this job?

Jobs Related To Qualcomm SOC Infrastructure IP System HW Architect

Staff Automation QA Engineer

Staff Automation QA Engineer position at CleverTap, requiring 5+ years experience in QA, focusing on automated testing and quality assurance for a leading customer engagement platform.

Staff Software Engineer

Staff Software Engineer position at Supernova, focusing on backend development and system architecture for a leading securities-based lending platform.

Office Engineer II - Aviation

Office Engineer II position at Anser Advisory overseeing aviation construction projects, requiring 10+ years experience and engineering background.

Developer Success Engineering Manager

Lead the Developer Success Engineering team at WorkOS, managing technical support and customer integration experience.

Staff Backend Engineer

Lead backend development for AI-powered business automation platform, architecting scalable solutions and mentoring engineering teams at innovative startup Beam.