SOC Verification and Methodology Engineer - Sr Staff

A company of inventors that unlocked 5G, transforming industries and creating world-changing technologies and products.
$164,000 - $246,000
Backend
Staff Software Engineer
In-Person
5,000+ Employees
5+ years of experience
AI · Enterprise SaaS

Description For SOC Verification and Methodology Engineer - Sr Staff

Qualcomm Technologies, Inc. is seeking a Senior Staff SOC Verification and Methodology Engineer to join their Global SOC organization. This role offers a unique opportunity to impact 5G product lines from Snapdragon chips to Machine Learning and Autonomous driving. The position involves ensuring quality and functionality of System-on-Chip designs through comprehensive verification processes.

The role requires developing verification plans, executing tests, and implementing innovative solutions for verification challenges. You'll work with state-of-the-art tools and methodologies to verify various design IPs and system-level integration. Collaboration with worldwide teams including architects, designers, and verification teams is essential.

The ideal candidate will have 5+ years of design verification experience with strong knowledge of SystemVerilog/UVM. Experience with SOC architecture, CPU architecture, and various hardware components is highly valued. The position offers competitive compensation ($164,000-$246,000) plus comprehensive benefits including bonuses, RSU grants, and health coverage.

This is an excellent opportunity for a seasoned verification engineer to work on cutting-edge technology at a company that's leading the 5G revolution. You'll be part of a global team of inventors pushing the boundaries of what's possible in connectivity and computing, while enjoying excellent career growth opportunities and benefits.

Last updated 2 days ago

Responsibilities For SOC Verification and Methodology Engineer - Sr Staff

  • Develop Verification Plans and define verification scope
  • Execute verification test cases and debug complex issues
  • Collaborate with architects, designers, and pre/post-silicon verification teams
  • Develop innovative solutions to verification challenges
  • Maintain quality standards and best practices in test processes
  • Implement and analyze System Verilog assertions and coverage

Requirements For SOC Verification and Methodology Engineer - Sr Staff

Python
Linux
  • Bachelor's degree in Science, Engineering, or related field
  • Minimum 5+ years of design verification experience
  • Good understanding of SystemVerilog/UVM based verification skills
  • Experience in handling verification from Test planning to Tapeout
  • Strong communication skills
  • Knowledge of SOC architecture and CPU architecture
  • Experience with scripting languages such as Perl, Python

Benefits For SOC Verification and Methodology Engineer - Sr Staff

401k
Medical Insurance
Dental Insurance
Vision Insurance
Education Budget
Equity
  • Competitive annual discretionary bonus program
  • Annual RSU grants
  • Comprehensive health coverage
  • 401k program
  • Educational support

Interested in this job?

Jobs Related To Qualcomm SOC Verification and Methodology Engineer - Sr Staff

Lead Physical Design Engineer

Lead Physical Design Engineer position at Qualcomm India, focusing on PNR implementation and hardware engineering with comprehensive benefits and growth opportunities.

Physical Design Engineer - Staff

Staff Physical Design Engineer position at Qualcomm Technologies focusing on ASIC design and implementation of complex chip solutions.

Staff SOC Design Verification Engineer

Staff SOC Design Verification Engineer position at Qualcomm India, focusing on electronic systems verification and testing with 8+ years experience required.

Lead Physical Design Engineer

Lead Physical Design Engineer position at Qualcomm India, focusing on PNR implementation and hardware engineering with 5+ years experience required.

IC Package Layout Engineer, Up to Senior Staff

IC Package Layout Engineer position at Qualcomm focusing on advanced package design, optimization, and implementation of physical designs for semiconductor technology.