Senior ASIC Physical Design Engineer

Recogni is a system solution company specializing in high-performance, low-power AI inferencing, enabling multimodal Generative AI inference acceleration at scale.
Embedded
Principal Software Engineer
Hybrid
51 - 100 Employees
10+ years of experience
AI · Enterprise SaaS

Description For Senior ASIC Physical Design Engineer

Recogni is at the forefront of AI innovation, specializing in high-performance, low-power AI inferencing solutions. As a well-funded startup with offices in San Jose, CA, and Munich, Germany, we're seeking a Senior ASIC Physical Design Engineer to lead our front-end physical design efforts.

In this role, you'll guide the development of ASIC front-end physical design and engineering workflows for our multimodal generative AI inference acceleration products. You'll work closely with our ASIC team, utilizing both external EDA tools and internally developed workflows to optimize and implement new frontend physical design processes.

Key responsibilities include:

  • Leading synthesis, formal checks, power analysis, and STA workflows
  • Collaborating with team members to understand and improve EDA needs
  • Driving innovation in scalable, high-performance systems and tools

We're looking for an experienced professional with:

  • 10+ years of hands-on ASIC engineering experience
  • Deep knowledge of VLSI/SoC chip physical design workflows
  • Strong skills in STA analysis and SDC writing
  • Experience supporting backend design teams
  • Excellent analytical and interpersonal skills

At Recogni, we prioritize our employees' well-being, offering competitive benefits, flexible work hours, and a supportive work environment. Join us in shaping the future of AI technology and be part of a diverse, talented team pushing the boundaries of what's possible in AI inference acceleration.

Our culture values putting people first, maintaining ethics and integrity, thinking big, aiming for excellence, taking ownership, and embracing differences. If you're passionate about AI and ready to tackle complex challenges in a fast-paced, innovative environment, we want to hear from you!

Last updated 3 months ago

Responsibilities For Senior ASIC Physical Design Engineer

  • Lead ASIC front-end physical design
  • Develop engineering workflows for AI inference acceleration products
  • Guide and assist colleagues in improving frontend physical design
  • Drive optimization and implementation of new frontend physical design workflows
  • Work closely with ASIC team members on design and verification
  • Improve scalable, reliable, high-performance systems and tools

Requirements For Senior ASIC Physical Design Engineer

  • 10+ years of hands-on ASIC engineering experience
  • Deep knowledge of VLSI/SoC chip physical design workflows
  • Experience with EDA tools like Cadence/Synopsys
  • Strong physical design knowledge for STA analysis
  • Ability to write SDCs
  • Experience leading and supporting backend design team
  • Excellent analytical, written, and verbal interpersonal skills
  • Bachelor's or Master's degree in Computer Science, Computer Engineering, Electrical Engineering or related field

Benefits For Senior ASIC Physical Design Engineer

Medical Insurance
Vision Insurance
Dental Insurance
  • Competitive benefits package including Medical, Vision, Dental
  • Meals, snacks, and drinks provided
  • Flexible work hours
  • Generous PTO policy
  • Learning and development opportunities

Interested in this job?

Jobs Related To Recogni Senior ASIC Physical Design Engineer

Debug Tools Engineer

Senior hardware debug tools engineering role at Apple, focusing on Silicon Debug Tools development for Mobile SOCs, requiring extensive hardware and software expertise.

Sensing HW Systems Architect

Lead hardware systems architect position at Apple, focusing on computer vision and ML systems development, requiring 10+ years experience with competitive compensation.

DDR Design Engineer

Join Apple as a DDR Design Engineer in San Diego, working on cutting-edge PHY designs for high-performance, low-power applications with competitive compensation and benefits.

SoC Characterization Product Engineer

SoC Characterization Product Engineer role at Apple, focusing on next-gen processor design and testing with 10+ years experience required.

Principal Physical Design Engineer (ICB5)

Principal Physical Design Engineer position at Broadcom, focusing on 3nm high-speed physical designs for networking ASICs, offering competitive compensation and comprehensive benefits.