Accelerator Microarchitecture Performance Modeling Engineer

Rivos is a well-funded, cutting-edge hardware startup in Silicon Valley reimagining silicon and creating accelerated computing platforms.
Backend
Mid-Level Software Engineer
Remote
2+ years of experience

Description For Accelerator Microarchitecture Performance Modeling Engineer

Join Rivos, a well-funded, cutting-edge hardware startup in Silicon Valley, as an Accelerator Microarchitecture Performance Modeling Engineer. Our mission is to reimagine silicon and create accelerated computing platforms that will transform the industry.

In this role, you'll have the opportunity to work with some of the most talented and passionate engineers in the world to create designs that push the envelope on performance, energy-efficiency, programmability, and scalability. Your responsibilities will include functional and cycle-accurate simulator development, architectural and microarchitectural design-space exploration for programmable accelerators, as well as analysis and optimization of modern, highly-parallel applications.

You'll explore many adjacent areas of research and engineering, cross-cutting many levels of abstraction that must be scaled when building computing machinery - ISA design, application software, compiler optimization, RTL design, RTL correlation, design verification, test writing, and power/area analysis.

We offer a fun, creative, collaborative, and flexible work environment where you can contribute to our vision of building server-class compute machines that fulfill the promise and potential of hardware-software co-design while learning every day.

Key responsibilities include:

  • Developing functional and timing simulators in C++ for Data Parallel Accelerator cores
  • Conducting performance analysis and design space exploration
  • Influencing design choices based on experiments and studies
  • Developing and debugging performance tests
  • Ensuring RTL design meets performance targets
  • Analyzing workloads in machine learning, data analytics, and graph analytics

Requirements:

  • In-depth knowledge of CPU/GPU Computer Architecture and Microarchitecture
  • Excellent C/C++ coding skills
  • Strong understanding of Machine Learning workloads and benchmarks
  • Knowledge of SIMT processing, cache and memory hierarchies
  • Experience with performance modeling and improvement concepts
  • Ability to work well in a team and communicate effectively

This position offers a unique opportunity to shape the future of accelerated computing platforms while working with cutting-edge technology and a talented team. Join us in our mission to transform the industry through innovative silicon design and hardware-software co-design.

Last updated 4 months ago

Responsibilities For Accelerator Microarchitecture Performance Modeling Engineer

  • Performance modeling - develop functional and timing simulators in C++ modeling the programmable processing cores in a Data Parallel Accelerator
  • Performance analysis - configure and use the simulator to explore the architectural and microarchitectural design space
  • Design Space Exploration - influence the design choices based on experiments and studies
  • Performance testing - develop tests to evaluate quality of model and RTL design
  • Performance debug - identify and fix performance bottlenecks in tests/workloads/simulator
  • Performance correlation - identify correct performance targets for tests/workloads and ensure that the RTL design meets that target
  • Workload analysis - develop a deep understanding of the characteristics of workloads in the target market - machine learning, data analytics, graph analytics

Requirements For Accelerator Microarchitecture Performance Modeling Engineer

  • In-depth knowledge of CPU/GPU Computer Architecture and Microarchitecture
  • Excellent coding skills in C/C++ languages
  • Strong understanding of workloads and benchmarks in the Machine Learning space
  • Solid appreciation for the basics of SIMT processing, cache and memory hierarchies
  • Knowledge of performance modeling concepts - analytical, functional and cycle-accurate modeling
  • Knowledge of performance improvement concepts - bottleneck analysis, latency hiding, speculative execution, shared resource arbitration, scheduling, buffer sizing, replacement policies
  • Ability to work well in a team, take ownership of tasks, embrace aggressive schedules, be self motivated to learn, seek help, think clearly and communicate effectively

Interested in this job?

Jobs Related To Rivos Accelerator Microarchitecture Performance Modeling Engineer

Software Development Engineer, Customer Engagement Technology

Software Development Engineer role at Amazon's CET department, building next-gen contact center systems with AI/ML technologies.

Software Development Engineer, Kindle

Software Development Engineer position at Amazon's Kindle Reader organization, focusing on backend services and mobile app development for digital reading experiences.

Quality Assurance Engineer

Quality Assurance Engineer role at Amazon's Seller Fulfillment Technology team, focusing on automation testing and quality assurance for ecommerce systems.

Software Development Engineer, Customer Engagement Technologies

Software Development Engineer role at Amazon's Customer Engagement Technologies team, focusing on building next-gen contact center systems with AI/ML integration.

Technical Support Engineering

Senior Technical Support Engineer role at Microsoft, focusing on resolving complex technical issues and driving customer success with hybrid work options.