Physical Design Engineer

Leading AI technology company developing high-performance RISC-V CPU and revolutionizing AI computing solutions.
Embedded
Principal Software Engineer
In-Person
10+ years of experience
AI · Hardware
This job posting may no longer be active. You may be interested in these related jobs instead:
Senior ASIC Design Engineer

Senior ASIC Design Engineer for high-speed CPU core design at AI technology leader Tenstorrent in Tokyo, Japan.

Senior ASIC Design Engineer

Senior ASIC Design Engineer for high-speed CPU core design at AI technology leader Tenstorrent in Tokyo, Japan.

Principal Engineer, Post Silicon Validation

Principal Engineer, Post Silicon Validation at Tenstorrent - Lead post-silicon validation for cutting-edge AI hardware.

SoC Display Subsystem Image Quality Engineering Program Manager

Lead Apple's display technology validation efforts as a Principal Engineering Program Manager, ensuring perfect image quality across all Apple devices.

CPU Gate Level Synthesis/Verification Engineer

CPU Gate Level Synthesis/Verification Engineer role at Apple focusing on hardware verification and CPU design.

Description For Physical Design Engineer

Tenstorrent, a pioneering company in AI technology, is seeking a Principal Physical Design Engineer to join their innovative team developing cutting-edge AI computing solutions. This role presents an exciting opportunity to work on high-profile projects involving multiple chiplets and System-in-package design, collaborating with worldwide experts across the USA, Japan, and other countries.

The position focuses on synthesis and place & route using industry-standard tools for high-speed CPU core design, with exposure to cutting-edge silicon technology at 5nm and lower. You'll be working with a diverse team of technologists who have developed a high-performance RISC-V CPU from scratch and share a passion for AI and building the best AI platform possible.

As a Principal Physical Design Engineer, you'll be responsible for leading complex design flows from logic synthesis to final design closure, developing methodologies for better timing convergence, and mentoring junior engineers. The role requires extensive experience in SoC/ASIC/GPU/CPU design flows and a deep understanding of chip physical design verification processes.

The ideal candidate will bring at least 10 years of relevant industry experience, strong expertise in timing closure, and excellent communication skills. This is an opportunity to work at the forefront of AI technology, contributing to revolutionary developments in computing performance and efficiency. The position offers competitive compensation and benefits, reflecting the high-impact nature of the role.

Based in Tokyo, Japan, this role offers the chance to work in a collaborative environment that values curiosity and problem-solving. The position requires compliance with U.S. Export Control laws, and candidates must be eligible under these regulations. Japanese language skills and work visa, while not required, would be advantageous for this position.

Last updated a month ago

Responsibilities For Physical Design Engineer

  • Synthesis and Place and Route using industry standard tools for high speed CPU core design
  • Plan out resources, schedule, project PPA
  • Develop strategies to deliver reproducible design convergence results
  • Create and refine synthesis and PNR flow for the project team
  • Perform design flow from logic synthesis to design closure
  • Develop better design methodologies for timing convergence
  • Guide and mentor junior engineers
  • PV convergence including static timing and power analysis
  • Chip physical design verification
  • Scripting in TCL and other interpreted languages

Requirements For Physical Design Engineer

Python
  • Bachelor, Master or PhD degree in electrical, computer engineering or computer science
  • At least 10 years of relevant industry experience
  • Experience with integrated circuit design tools
  • Experience with PV convergence
  • Experience with chip physical design verification
  • Hands-on experience with synthesis and chip level implementation
  • Strong experience in SoC/ASIC/GPU/CPU design flows
  • Expertise in timing closure and ECO flows
  • Experience with scripting in Python, TCL
  • Excellent verbal and written communication in English
  • Must be eligible under U.S. Export Control laws

Benefits For Physical Design Engineer

  • Competitive compensation package
  • Benefits

Interested in this job?