Senior RTL Design Engineer - Physical Design

Tenstorrent is leading the industry on cutting-edge AI technology, revolutionizing performance expectations, ease of use, and cost efficiency.
$100,000 - $500,000
Embedded
Senior Software Engineer
Hybrid
5+ years of experience
AI
This job posting may no longer be active. You may be interested in these related jobs instead:
Design for Test (DFT) Engineer

Senior DFT Engineer role at Tenstorrent, implementing test features for AI/ML architectures with RTL to tapeout responsibilities in Bangalore.

Design for Test (DFT) Engineer

Senior DFT Engineer role at Tenstorrent, implementing test features for AI/ML architectures with RTL to tapeout responsibilities in Bangalore.

PCB Design Engineer

PCB Design Engineer position at Tenstorrent, focusing on high-speed PCB design and layout for AI technology infrastructure

CPU Microarchitecture/RTL Engineer

Senior CPU Microarchitecture/RTL Engineer position at Tenstorrent, focusing on high-performance RISC-V CPU development with competitive compensation.

Senior Software Engineer - Chiplet Integration and Verification

Senior Software Engineer for AI chiplet integration and verification at Tenstorrent, Tokyo.

Description For Senior RTL Design Engineer - Physical Design

Tenstorrent is leading the industry on cutting-edge AI technology, revolutionizing performance expectations, ease of use, and cost efficiency. With AI redefining the computing paradigm, solutions must evolve to unify innovations in software models, compilers, platforms, networking, and semiconductors. Our diverse team of technologists have developed a high performance RISC-V CPU from scratch, and share a passion for AI and a deep desire to build the best AI platform possible. We value collaboration, curiosity, and a commitment to solving hard problems.

We are looking for a highly motivated and experienced RTL Design Engineer to join our Physical Design team. In this role, you will be responsible for designing, developing, and verifying high-performance, low-power RTL code, while closely collaborating with the Physical Design team to ensure seamless integration into the physical implementation. You will bridge the gap between front-end logic design and back-end physical implementation, optimizing for timing, power, and area constraints.

This role is hybrid, based out of Santa Clara, Austin or Ft Collins.

Responsibilities:

  • Develop RTL code using Verilog/SystemVerilog to implement chip functionality in SoCs and subsystems.
  • Collaborate with SoC teams to support design efforts and ensure alignment across teams.
  • Define and own timing constraints, working closely with the Physical Design team to ensure they meet performance goals.
  • Perform LINT checks to ensure design quality and maintain cleanliness of the design.
  • Create detailed documentation including block diagrams, interface definitions, and design assumptions.
  • Conduct basic synthesis runs to validate RTL quality and readiness for physical implementation.

Experience & Qualifications:

  • BS/MS/PhD in Electrical Engineering (EE), Electronics & Communication Engineering (ECE), Computer Engineering (CE), or Computer Science (CS).
  • At least 5 years of industry experience in RTL design and verification.
  • Proven expertise in logic design, with a strong ability to evaluate functionality, performance, timing, and power consumption.
  • Extensive experience with hardware description languages (Verilog, VHDL) and simulators (VCS, NC, Verilator).
  • Hands-on experience with synthesis flows and power tools using industry-standard tools.
  • Expertise in microarchitecture definition and specification development.
  • Strong problem-solving and debugging skills across various levels of the design hierarchy.

Tenstorrent offers a highly competitive compensation package and benefits, and we are an equal opportunity employer.

Last updated 2 months ago

Responsibilities For Senior RTL Design Engineer - Physical Design

  • Develop RTL code using Verilog/SystemVerilog to implement chip functionality in SoCs and subsystems
  • Collaborate with SoC teams to support design efforts and ensure alignment across teams
  • Define and own timing constraints, working closely with the Physical Design team to ensure they meet performance goals
  • Perform LINT checks to ensure design quality and maintain cleanliness of the design
  • Create detailed documentation including block diagrams, interface definitions, and design assumptions
  • Conduct basic synthesis runs to validate RTL quality and readiness for physical implementation

Requirements For Senior RTL Design Engineer - Physical Design

  • BS/MS/PhD in Electrical Engineering (EE), Electronics & Communication Engineering (ECE), Computer Engineering (CE), or Computer Science (CS)
  • At least 5 years of industry experience in RTL design and verification
  • Proven expertise in logic design, with a strong ability to evaluate functionality, performance, timing, and power consumption
  • Extensive experience with hardware description languages (Verilog, VHDL) and simulators (VCS, NC, Verilator)
  • Hands-on experience with synthesis flows and power tools using industry-standard tools
  • Expertise in microarchitecture definition and specification development
  • Strong problem-solving and debugging skills across various levels of the design hierarchy

Interested in this job?